diff options
| author | Bin Meng | 2020-09-03 12:40:20 +0200 |
|---|---|---|
| committer | Alistair Francis | 2020-09-10 00:54:19 +0200 |
| commit | a4b84608ba0eecce1d4858181457dc26582e6d28 (patch) | |
| tree | c657deeba29792d6cda5b76235810d8763cc2497 /include/hw | |
| parent | hw/riscv: Move sifive_uart model to hw/char (diff) | |
| download | qemu-a4b84608ba0eecce1d4858181457dc26582e6d28.tar.gz qemu-a4b84608ba0eecce1d4858181457dc26582e6d28.tar.xz qemu-a4b84608ba0eecce1d4858181457dc26582e6d28.zip | |
hw/riscv: Move sifive_test model to hw/misc
This is an effort to clean up the hw/riscv directory. Ideally it
should only contain the RISC-V SoC / machine codes plus generic
codes. Let's move sifive_test model to hw/misc directory.
Signed-off-by: Bin Meng <bin.meng@windriver.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <1599129623-68957-10-git-send-email-bmeng.cn@gmail.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'include/hw')
| -rw-r--r-- | include/hw/misc/sifive_test.h (renamed from include/hw/riscv/sifive_test.h) | 0 |
1 files changed, 0 insertions, 0 deletions
diff --git a/include/hw/riscv/sifive_test.h b/include/hw/misc/sifive_test.h index 1ec416ac1b..1ec416ac1b 100644 --- a/include/hw/riscv/sifive_test.h +++ b/include/hw/misc/sifive_test.h |