diff options
| author | Peter Maydell | 2021-11-01 17:08:14 +0100 |
|---|---|---|
| committer | Richard Henderson | 2021-11-02 19:14:55 +0100 |
| commit | dbd9e08476f09cf3556b9b8a306bf277172841a9 (patch) | |
| tree | bbf2e9e9627b6b33a9d4d6a731e8027559891b75 /include/hw | |
| parent | tests/qtest/libqos: add SDHCI commands (diff) | |
| download | qemu-dbd9e08476f09cf3556b9b8a306bf277172841a9.tar.gz qemu-dbd9e08476f09cf3556b9b8a306bf277172841a9.tar.xz qemu-dbd9e08476f09cf3556b9b8a306bf277172841a9.zip | |
target/arm: Advertise MVE to gdb when present
Cortex-M CPUs with MVE should advertise this fact to gdb, using the
org.gnu.gdb.arm.m-profile-mve XML feature, which defines the VPR
register. Presence of this feature also tells gdb to create
pseudo-registers Q0..Q7, so we do not need to tell gdb about them
separately.
Note that unless you have a very recent GDB that includes this fix:
http://patches-tcwg.linaro.org/patch/58133/ gdb will mis-print the
individual fields of the VPR register as zero (but showing the whole
thing as hex, eg with "print /x $vpr" will give the correct value).
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Message-Id: <20211101160814.5103-1-peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'include/hw')
0 files changed, 0 insertions, 0 deletions