summaryrefslogtreecommitdiffstats
path: root/include
diff options
context:
space:
mode:
authorPeter Maydell2021-05-10 21:08:41 +0200
committerPeter Maydell2021-05-25 17:01:43 +0200
commit4eb1770988397354ed95dec2bd63c09348ebf707 (patch)
tree88667f3b61b8f6f70681537dab7a7a7f2f16ee57 /include
parenthw/arm/mps2-tz: Make SRAM_ADDR_WIDTH board-specific (diff)
downloadqemu-4eb1770988397354ed95dec2bd63c09348ebf707.tar.gz
qemu-4eb1770988397354ed95dec2bd63c09348ebf707.tar.xz
qemu-4eb1770988397354ed95dec2bd63c09348ebf707.zip
hw/arm/armsse.c: Correct modelling of SSE-300 internal SRAMs
The SSE-300 was not correctly modelling its internal SRAMs: * the SRAM address width default is 18 * the SRAM is mapped at 0x2100_0000, not 0x2000_0000 like the SSE-200 and IoTKit The default address width is no longer guest-visible since our only SSE-300 board sets it explicitly to a non-default value, but following the hardware's default will help for any future boards we need to model. Reported-by: Devaraj Ranganna <devaraj.ranganna@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20210510190844.17799-4-peter.maydell@linaro.org
Diffstat (limited to 'include')
0 files changed, 0 insertions, 0 deletions