diff options
| author | Peter Maydell | 2017-07-27 12:59:09 +0200 |
|---|---|---|
| committer | Peter Maydell | 2017-07-31 14:09:52 +0200 |
| commit | 69ceea64bf565559a2b865ffb2a097d2caab805b (patch) | |
| tree | 214d7c19d6ec5272b76436eea1486eb15ef74a94 /include | |
| parent | target/arm: Rename cp15.c6_rgnr to pmsav7.rnr (diff) | |
| download | qemu-69ceea64bf565559a2b865ffb2a097d2caab805b.tar.gz qemu-69ceea64bf565559a2b865ffb2a097d2caab805b.tar.xz qemu-69ceea64bf565559a2b865ffb2a097d2caab805b.zip | |
target/arm: Move PMSAv7 reset into arm_cpu_reset() so M profile MPUs get reset
When the PMSAv7 implementation was originally added it was for R profile
CPUs only, and reset was handled using the cpreg .resetfn hooks.
Unfortunately for M profile cores this doesn't work, because they do
not register any cpregs. Move the reset handling into arm_cpu_reset(),
where it will work for both R profile and M profile cores.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-id: 1501153150-19984-5-git-send-email-peter.maydell@linaro.org
Diffstat (limited to 'include')
0 files changed, 0 insertions, 0 deletions