summaryrefslogtreecommitdiffstats
path: root/linux-headers
diff options
context:
space:
mode:
authorRichard Henderson2021-03-23 19:43:39 +0100
committerDavid Gibson2021-05-04 03:41:25 +0200
commit75da499733696889453b3fda9ae0f0f5c28fcd6b (patch)
tree52d79d1212ab217d85909f61af076957004b00f0 /linux-headers
parenttarget/ppc: Remove env->immu_idx and env->dmmu_idx (diff)
downloadqemu-75da499733696889453b3fda9ae0f0f5c28fcd6b.tar.gz
qemu-75da499733696889453b3fda9ae0f0f5c28fcd6b.tar.xz
qemu-75da499733696889453b3fda9ae0f0f5c28fcd6b.zip
linux-user/ppc: Fix msr updates for signal handling
In save_user_regs, there are two bugs where we OR in a bit number instead of the bit, clobbering the low bits of MSR. However: The MSR_VR and MSR_SPE bits control the availability of the insns. If the bits were not already set in MSR, then any attempt to access those registers would result in SIGILL. For linux-user, we always initialize MSR to the capabilities of the cpu. We *could* add checks vs MSR where we currently check insn_flags and insn_flags2, but we know they match. Also, there's a stray cut-and-paste comment in restore. Then, do not force little-endian binaries into big-endian mode. Finally, use ppc_store_msr for the update to affect hflags. Which is the reason none of these bugs were previously noticed. Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20210323184340.619757-10-richard.henderson@linaro.org> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
Diffstat (limited to 'linux-headers')
0 files changed, 0 insertions, 0 deletions