summaryrefslogtreecommitdiffstats
path: root/linux-user/host/arm
diff options
context:
space:
mode:
authorRichard Henderson2021-09-17 20:08:09 +0200
committerRichard Henderson2021-10-30 18:52:04 +0200
commitba0e73336200a04f797ae0c13922146a135cb118 (patch)
tree09a3dd7150c4746ba5af15dc173e627d81de4d90 /linux-user/host/arm
parentaccel/tcg: Fold cpu_exit_tb_from_sighandler into caller (diff)
downloadqemu-ba0e73336200a04f797ae0c13922146a135cb118.tar.gz
qemu-ba0e73336200a04f797ae0c13922146a135cb118.tar.xz
qemu-ba0e73336200a04f797ae0c13922146a135cb118.zip
configure: Merge riscv32 and riscv64 host architectures
The existing code for safe-syscall.inc.S will compile without change for riscv32 and riscv64. We may also drop the meson.build stanza that merges them for tcg/. Reviewed-by: Warner Losh <imp@bsdimp.com> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'linux-user/host/arm')
0 files changed, 0 insertions, 0 deletions