diff options
| author | Alistair Francis | 2019-10-09 00:04:18 +0200 |
|---|---|---|
| committer | Palmer Dabbelt | 2019-11-14 18:53:28 +0100 |
| commit | 7ec5d3030b9293ab631dd653f64bc933b6c82e65 (patch) | |
| tree | d296987c0cce26292ad67b885672f9104c2f7b4b /qobject/json-streamer.c | |
| parent | remove unnecessary ifdef TARGET_RISCV64 (diff) | |
| download | qemu-7ec5d3030b9293ab631dd653f64bc933b6c82e65.tar.gz qemu-7ec5d3030b9293ab631dd653f64bc933b6c82e65.tar.xz qemu-7ec5d3030b9293ab631dd653f64bc933b6c82e65.zip | |
target/riscv: Remove atomic accesses to MIP CSR
Instead of relying on atomics to access the MIP register let's update
our helper function to instead just lock the IO mutex thread before
writing. This follows the same concept as used in PPC for handling
interrupts
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Palmer Dabbelt <palmer@dabbelt.com>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
Signed-off-by: Palmer Dabbelt <palmer@dabbelt.com>
Diffstat (limited to 'qobject/json-streamer.c')
0 files changed, 0 insertions, 0 deletions