diff options
| author | Peter Maydell | 2019-06-11 17:39:51 +0200 |
|---|---|---|
| committer | Peter Maydell | 2019-06-13 16:14:06 +0200 |
| commit | b623d803dda805f07aadcbf098961fde27315c19 (patch) | |
| tree | 0d265674ab44439f5b0a48acf0af224201e1b596 /scripts/checkpatch.pl | |
| parent | target/arm: Convert VFP comparison insns to decodetree (diff) | |
| download | qemu-b623d803dda805f07aadcbf098961fde27315c19.tar.gz qemu-b623d803dda805f07aadcbf098961fde27315c19.tar.xz qemu-b623d803dda805f07aadcbf098961fde27315c19.zip | |
target/arm: Convert the VCVT-from-f16 insns to decodetree
Convert the VCVTT, VCVTB instructions that deal with conversion
from half-precision floats to f32 or 64 to decodetree.
Since we're no longer constrained to the old decoder's style
using cpu_F0s and cpu_F0d we can perform a direct 16 bit
load of the right half of the input single-precision register
rather than loading the full 32 bits and then doing a
separate shift or sign-extension.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'scripts/checkpatch.pl')
0 files changed, 0 insertions, 0 deletions
