diff options
| author | Miodrag Dinic | 2015-12-03 16:48:57 +0100 |
|---|---|---|
| committer | Leon Alrae | 2016-01-23 15:30:04 +0100 |
| commit | 51243852af322f0a1103a90c936c43db84def82f (patch) | |
| tree | c48b75c9bd394803217186b933c258f10f30c955 /scripts/dump-guest-memory.py | |
| parent | target-mips: silence NaNs for cvt.s.d and cvt.d.s (diff) | |
| download | qemu-51243852af322f0a1103a90c936c43db84def82f.tar.gz qemu-51243852af322f0a1103a90c936c43db84def82f.tar.xz qemu-51243852af322f0a1103a90c936c43db84def82f.zip | |
target-mips: Fix ALIGN instruction when bp=0
If executing ALIGN with shift count bp=0 within mips64 emulation,
the result of the operation should be sign extended.
Taken from the official documentation (pseudo code) :
ALIGN:
tmp_rt_hi = unsigned_word(GPR[rt]) << (8*bp)
tmp_rs_lo = unsigned_word(GPR[rs]) >> (8*(4-bp))
tmp = tmp_rt_hi || tmp_rt_lo
GPR[rd] = sign_extend.32(tmp)
Signed-off-by: Miodrag Dinic <miodrag.dinic@imgtec.com>
Reviewed-by: Aurelien Jarno <aurelien@aurel32.net>
Reviewed-by: Leon Alrae <leon.alrae@imgtec.com>
Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
Diffstat (limited to 'scripts/dump-guest-memory.py')
0 files changed, 0 insertions, 0 deletions