summaryrefslogtreecommitdiffstats
path: root/scripts/modules/module_block.py
diff options
context:
space:
mode:
authorMax Filippov2019-01-30 23:56:29 +0100
committerMax Filippov2019-02-28 13:43:22 +0100
commit8df3fd359697d68095c5f1ba47e83e8e237a3055 (patch)
tree09dc8ab20422770cee30babaf7caa4c4b024db26 /scripts/modules/module_block.py
parenttarget/xtensa: add generic instruction post-processing (diff)
downloadqemu-8df3fd359697d68095c5f1ba47e83e8e237a3055.tar.gz
qemu-8df3fd359697d68095c5f1ba47e83e8e237a3055.tar.xz
qemu-8df3fd359697d68095c5f1ba47e83e8e237a3055.zip
target/xtensa: move WINDOW_BASE SR update to postprocessing
Opcodes that modify WINDOW_BASE SR don't have dependency on opcodes that use windowed registers. If such opcodes are combined in a single instruction they may not be correctly ordered. Instead of adding said dependency use temporary register to store changed WINDOW_BASE value and do actual register window rotation as a postprocessing step. Not all opcodes that change WINDOW_BASE need this: retw, rfwo and rfwu are also jump opcodes, so they are guaranteed to be translated last and thus will not affect other opcodes in the same instruction. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Diffstat (limited to 'scripts/modules/module_block.py')
0 files changed, 0 insertions, 0 deletions