diff options
| author | Peter Maydell | 2018-10-24 08:50:18 +0200 |
|---|---|---|
| committer | Peter Maydell | 2018-10-24 08:51:36 +0200 |
| commit | 2ed08180db096ea5e44573529b85e09b1ed10b08 (patch) | |
| tree | 362f56c4e983d26ab6cc83ff2577ec41950392bd /scripts | |
| parent | target/arm: New utility function to extract EC from syndrome (diff) | |
| download | qemu-2ed08180db096ea5e44573529b85e09b1ed10b08.tar.gz qemu-2ed08180db096ea5e44573529b85e09b1ed10b08.tar.xz qemu-2ed08180db096ea5e44573529b85e09b1ed10b08.zip | |
target/arm: Get IL bit correct for v7 syndrome values
For the v7 version of the Arm architecture, the IL bit in
syndrome register values where the field is not valid was
defined to be UNK/SBZP. In v8 this is RES1, which is what
QEMU currently implements. Handle the desired v7 behaviour
by squashing the IL bit for the affected cases:
* EC == EC_UNCATEGORIZED
* prefetch aborts
* data aborts where ISV is 0
(The fourth case listed in the v8 Arm ARM DDI 0487C.a in
section G7.2.70, "illegal state exception", can't happen
on a v7 CPU.)
This deals with a corner case noted in a comment.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20181012144235.19646-10-peter.maydell@linaro.org
Diffstat (limited to 'scripts')
0 files changed, 0 insertions, 0 deletions