diff options
| author | Peter Maydell | 2015-03-16 14:56:10 +0100 |
|---|---|---|
| committer | Peter Maydell | 2015-03-16 14:56:10 +0100 |
| commit | dcf848c478dd8765bd4f746fc4e80eaad44cf87d (patch) | |
| tree | 57b6c48bbb823d15f8545b7f3ac67b8152fa6899 /scripts | |
| parent | Merge remote-tracking branch 'remotes/kvaneesh/for-upstream' into staging (diff) | |
| parent | linux-user: Access correct register for get/set_tls syscalls on ARM TZ CPUs (diff) | |
| download | qemu-dcf848c478dd8765bd4f746fc4e80eaad44cf87d.tar.gz qemu-dcf848c478dd8765bd4f746fc4e80eaad44cf87d.tar.xz qemu-dcf848c478dd8765bd4f746fc4e80eaad44cf87d.zip | |
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20150316' into staging
target-arm queue:
* fix handling of execute-never bits in page table walks
* tell kernel to initialize KVM GIC in realize function
* fix handling of STM (user) with r15 in register list
* ignore low bit of PC in M-profile exception return
* fix linux-user get/set_tls syscalls on CPUs with TZ
# gpg: Signature made Mon Mar 16 12:39:04 2015 GMT using RSA key ID 14360CDE
# gpg: Good signature from "Peter Maydell <peter.maydell@linaro.org>"
* remotes/pmaydell/tags/pull-target-arm-20150316:
linux-user: Access correct register for get/set_tls syscalls on ARM TZ CPUs
target-arm: Ignore low bit of PC in M-profile exception return
target-arm: Fix handling of STM (user) with r15 in register list
hw/intc/arm_gic: Initialize the vgic in the realize function
target-arm: get_phys_addr_lpae: more xn control
target-arm: fix get_phys_addr_v6/SCTLR_AFE access check
target-arm: convert check_ap to ap_to_rw_prot
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'scripts')
0 files changed, 0 insertions, 0 deletions
