diff options
| author | Max Filippov | 2015-06-29 09:50:03 +0200 |
|---|---|---|
| committer | Max Filippov | 2015-07-06 12:25:11 +0200 |
| commit | ddd44279fdbc545a9182cb642645af8a4672c267 (patch) | |
| tree | 2419cab26d887b77965daef5fdf552356523c589 /scripts | |
| parent | Merge remote-tracking branch 'remotes/jnsnow/tags/ide-pull-request' into staging (diff) | |
| download | qemu-ddd44279fdbc545a9182cb642645af8a4672c267.tar.gz qemu-ddd44279fdbc545a9182cb642645af8a4672c267.tar.xz qemu-ddd44279fdbc545a9182cb642645af8a4672c267.zip | |
target-xtensa: add 64-bit floating point registers
Xtensa ISA got specification for 64-bit floating point registers and
opcodes, see ISA, 4.3.11 "Floating point coprocessor option".
Add 64-bit FP registers.
Although 64-bit floating point is currently not supported by xtensa
translator, these registers need to be reported to gdb with proper size,
otherwise it wouldn't find other registers.
Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Diffstat (limited to 'scripts')
0 files changed, 0 insertions, 0 deletions