summaryrefslogtreecommitdiffstats
path: root/target-arm/cpu.h
diff options
context:
space:
mode:
authorPeter Maydell2016-02-23 16:36:43 +0100
committerPeter Maydell2016-02-26 16:09:41 +0100
commit235ea1f5c89abf30e452539b973b0dbe43d3fe2b (patch)
tree926cd2da5ac6f850018a29d2a2a5226ed19e1e95 /target-arm/cpu.h
parentMerge remote-tracking branch 'remotes/lalrae/tags/mips-20160226' into staging (diff)
downloadqemu-235ea1f5c89abf30e452539b973b0dbe43d3fe2b.tar.gz
qemu-235ea1f5c89abf30e452539b973b0dbe43d3fe2b.tar.xz
qemu-235ea1f5c89abf30e452539b973b0dbe43d3fe2b.zip
target-arm: Give CPSR setting on 32-bit exception return its own helper
The rules for setting the CPSR on a 32-bit exception return are subtly different from those for setting the CPSR via an instruction like MSR or CPS. (In particular, in Hyp mode changing the mode bits is not valid via MSR or CPS.) Split the exception-return case into its own helper for setting CPSR, so we can eventually handle them differently in the helper function. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Sergey Fedorov <serge.fdrv@gmail.com> Message-id: 1455556977-3644-2-git-send-email-peter.maydell@linaro.org
Diffstat (limited to 'target-arm/cpu.h')
0 files changed, 0 insertions, 0 deletions