diff options
| author | Leon Alrae | 2014-07-07 12:23:59 +0200 |
|---|---|---|
| committer | Leon Alrae | 2014-11-03 12:48:34 +0100 |
| commit | 92ceb440d47b9ef3ba860cdc75a7e31563a7dc0c (patch) | |
| tree | 24224e212514a05c910c299770ffbc101d2f6ba4 /target-mips/helper.h | |
| parent | target-mips: update PageGrain and m{t,f}c0 EntryLo{0,1} (diff) | |
| download | qemu-92ceb440d47b9ef3ba860cdc75a7e31563a7dc0c.tar.gz qemu-92ceb440d47b9ef3ba860cdc75a7e31563a7dc0c.tar.xz qemu-92ceb440d47b9ef3ba860cdc75a7e31563a7dc0c.zip | |
target-mips: add new Read-Inhibit and Execute-Inhibit exceptions
An Execute-Inhibit exception occurs when the virtual address of an instruction
fetch matches a TLB entry whose XI bit is set. This exception type can only
occur if the XI bit is implemented within the TLB and is enabled, this is
denoted by the PageGrain XIE bit.
An Read-Inhibit exception occurs when the virtual address of a memory load
reference matches a TLB entry whose RI bit is set. This exception type can
only occur if the RI bit is implemented within the TLB and is enabled, this is
denoted by the PageGrain RIE bit.
Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
Reviewed-by: Yongbok Kim <yongbok.kim@imgtec.com>
Diffstat (limited to 'target-mips/helper.h')
0 files changed, 0 insertions, 0 deletions