summaryrefslogtreecommitdiffstats
path: root/target/arm/cpu-param.h
diff options
context:
space:
mode:
authorRémi Denis-Courmont2021-01-12 11:45:00 +0100
committerPeter Maydell2021-01-19 15:38:51 +0100
commitb6ad6062f1e55bd5b9407ce89e55e3a08b83827c (patch)
treed15eeb1e9e455c1cf82c80cde7e62267237b5a9a /target/arm/cpu-param.h
parenttarget/arm: add 64-bit S-EL2 to EL exception table (diff)
downloadqemu-b6ad6062f1e55bd5b9407ce89e55e3a08b83827c.tar.gz
qemu-b6ad6062f1e55bd5b9407ce89e55e3a08b83827c.tar.xz
qemu-b6ad6062f1e55bd5b9407ce89e55e3a08b83827c.zip
target/arm: add MMU stage 1 for Secure EL2
This adds the MMU indices for EL2 stage 1 in secure state. To keep code contained, which is largelly identical between secure and non-secure modes, the MMU indices are reassigned. The new assignments provide a systematic pattern with a non-secure bit. Signed-off-by: Rémi Denis-Courmont <remi.denis.courmont@huawei.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20210112104511.36576-8-remi.denis.courmont@huawei.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'target/arm/cpu-param.h')
-rw-r--r--target/arm/cpu-param.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/target/arm/cpu-param.h b/target/arm/cpu-param.h
index 6321385b46..00e7d9e937 100644
--- a/target/arm/cpu-param.h
+++ b/target/arm/cpu-param.h
@@ -29,6 +29,6 @@
# define TARGET_PAGE_BITS_MIN 10
#endif
-#define NB_MMU_MODES 11
+#define NB_MMU_MODES 15
#endif