summaryrefslogtreecommitdiffstats
path: root/target/arm/cpu.h
diff options
context:
space:
mode:
authorRichard Henderson2019-02-28 11:55:17 +0100
committerPeter Maydell2019-02-28 12:03:05 +0100
commit0caa5af802ff622c854ff4ee2e2b8cdd135b4d73 (patch)
treef848f1caca4f650dcf04c76bed7bd01a657710af /target/arm/cpu.h
parenttarget/arm: Add helpers for FMLAL (diff)
downloadqemu-0caa5af802ff622c854ff4ee2e2b8cdd135b4d73.tar.gz
qemu-0caa5af802ff622c854ff4ee2e2b8cdd135b4d73.tar.xz
qemu-0caa5af802ff622c854ff4ee2e2b8cdd135b4d73.zip
target/arm: Implement FMLAL and FMLSL for aarch64
Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20190219222952.22183-3-richard.henderson@linaro.org Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'target/arm/cpu.h')
-rw-r--r--target/arm/cpu.h5
1 files changed, 5 insertions, 0 deletions
diff --git a/target/arm/cpu.h b/target/arm/cpu.h
index 3e545a2b14..8f52914649 100644
--- a/target/arm/cpu.h
+++ b/target/arm/cpu.h
@@ -3404,6 +3404,11 @@ static inline bool isar_feature_aa64_dp(const ARMISARegisters *id)
return FIELD_EX64(id->id_aa64isar0, ID_AA64ISAR0, DP) != 0;
}
+static inline bool isar_feature_aa64_fhm(const ARMISARegisters *id)
+{
+ return FIELD_EX64(id->id_aa64isar0, ID_AA64ISAR0, FHM) != 0;
+}
+
static inline bool isar_feature_aa64_jscvt(const ARMISARegisters *id)
{
return FIELD_EX64(id->id_aa64isar1, ID_AA64ISAR1, JSCVT) != 0;