diff options
author | Aaron Lindsay | 2018-04-26 12:04:39 +0200 |
---|---|---|
committer | Peter Maydell | 2018-04-26 12:04:39 +0200 |
commit | e4e91a217c17fff4045dd4b423cdcb471b3d6a0e (patch) | |
tree | 3bf377b09ff9fe00fcbe70a766ec514eb1dad128 /target/arm/cpu.h | |
parent | target/arm: Fix bitmask for PMCCFILTR writes (diff) | |
download | qemu-e4e91a217c17fff4045dd4b423cdcb471b3d6a0e.tar.gz qemu-e4e91a217c17fff4045dd4b423cdcb471b3d6a0e.tar.xz qemu-e4e91a217c17fff4045dd4b423cdcb471b3d6a0e.zip |
target/arm: Make PMOVSCLR and PMUSERENR 64 bits wide
This is a bug fix to ensure 64-bit reads of these registers don't read
adjacent data.
Signed-off-by: Aaron Lindsay <alindsay@codeaurora.org>
Message-id: 1523997485-1905-13-git-send-email-alindsay@codeaurora.org
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'target/arm/cpu.h')
-rw-r--r-- | target/arm/cpu.h | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/target/arm/cpu.h b/target/arm/cpu.h index b9b47f4b22..44e6b77151 100644 --- a/target/arm/cpu.h +++ b/target/arm/cpu.h @@ -367,8 +367,8 @@ typedef struct CPUARMState { uint32_t c9_data; uint64_t c9_pmcr; /* performance monitor control register */ uint64_t c9_pmcnten; /* perf monitor counter enables */ - uint32_t c9_pmovsr; /* perf monitor overflow status */ - uint32_t c9_pmuserenr; /* perf monitor user enable */ + uint64_t c9_pmovsr; /* perf monitor overflow status */ + uint64_t c9_pmuserenr; /* perf monitor user enable */ uint64_t c9_pmselr; /* perf monitor counter selection register */ uint64_t c9_pminten; /* perf monitor interrupt enables */ union { /* Memory attribute redirection */ |