summaryrefslogtreecommitdiffstats
path: root/target/arm/helper-a64.c
diff options
context:
space:
mode:
authorRichard Henderson2022-04-17 19:43:32 +0200
committerPeter Maydell2022-04-22 15:44:54 +0200
commit532215524068611e3714e8704e2ab36d7da9ebba (patch)
tree260f3cb33cc0f1eb8fa83f385eeed9b3d937a117 /target/arm/helper-a64.c
parenttarget/arm: Change DisasContext.aarch64 to bool (diff)
downloadqemu-532215524068611e3714e8704e2ab36d7da9ebba.tar.gz
qemu-532215524068611e3714e8704e2ab36d7da9ebba.tar.xz
qemu-532215524068611e3714e8704e2ab36d7da9ebba.zip
target/arm: Change CPUArchState.aarch64 to bool
Bool is a more appropriate type for this value. Adjust the assignments to use true/false. Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'target/arm/helper-a64.c')
-rw-r--r--target/arm/helper-a64.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/target/arm/helper-a64.c b/target/arm/helper-a64.c
index 7cf953b1e6..77a8502b6b 100644
--- a/target/arm/helper-a64.c
+++ b/target/arm/helper-a64.c
@@ -952,7 +952,7 @@ void HELPER(exception_return)(CPUARMState *env, uint64_t new_pc)
qemu_mutex_unlock_iothread();
if (!return_to_aa64) {
- env->aarch64 = 0;
+ env->aarch64 = false;
/* We do a raw CPSR write because aarch64_sync_64_to_32()
* will sort the register banks out for us, and we've already
* caught all the bad-mode cases in el_from_spsr().
@@ -975,7 +975,7 @@ void HELPER(exception_return)(CPUARMState *env, uint64_t new_pc)
} else {
int tbii;
- env->aarch64 = 1;
+ env->aarch64 = true;
spsr &= aarch64_pstate_valid_mask(&env_archcpu(env)->isar);
pstate_write(env, spsr);
if (!arm_singlestep_active(env)) {