diff options
author | Richard Henderson | 2020-02-24 23:22:25 +0100 |
---|---|---|
committer | Peter Maydell | 2020-02-28 17:14:57 +0100 |
commit | 46c98019255b056f5dbc9676a6490951469ca661 (patch) | |
tree | 8eeea3be49c6f56fdea012268dc593a411a7bad8 /target/arm/translate.c | |
parent | target/arm: Replace ARM_FEATURE_VFP4 with isar_feature_aa32_simdfmac (diff) | |
download | qemu-46c98019255b056f5dbc9676a6490951469ca661.tar.gz qemu-46c98019255b056f5dbc9676a6490951469ca661.tar.xz qemu-46c98019255b056f5dbc9676a6490951469ca661.zip |
target/arm: Remove ARM_FEATURE_VFP check from disas_vfp_insn
We now have proper ISA checks within each trans_* function.
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20200224222232.13807-11-richard.henderson@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'target/arm/translate.c')
-rw-r--r-- | target/arm/translate.c | 4 |
1 files changed, 0 insertions, 4 deletions
diff --git a/target/arm/translate.c b/target/arm/translate.c index 0489e0cdaa..893911fca7 100644 --- a/target/arm/translate.c +++ b/target/arm/translate.c @@ -2652,10 +2652,6 @@ static void gen_neon_dup_high16(TCGv_i32 var) */ static int disas_vfp_insn(DisasContext *s, uint32_t insn) { - if (!arm_dc_feature(s, ARM_FEATURE_VFP)) { - return 1; - } - /* * If the decodetree decoder handles this insn it will always * emit code to either execute the insn or generate an appropriate |