summaryrefslogtreecommitdiffstats
path: root/target/riscv/csr.c
diff options
context:
space:
mode:
authorAlistair Francis2020-02-01 02:02:02 +0100
committerPalmer Dabbelt2020-02-27 22:45:31 +0100
commitdf30e652d42f9528e538d0a8de44879643a7fc0a (patch)
treef74b81f36fff3b7d7bfb8ce53cc6f6605f55eadd /target/riscv/csr.c
parenttarget/riscv: Print priv and virt in disas log (diff)
downloadqemu-df30e652d42f9528e538d0a8de44879643a7fc0a.tar.gz
qemu-df30e652d42f9528e538d0a8de44879643a7fc0a.tar.xz
qemu-df30e652d42f9528e538d0a8de44879643a7fc0a.zip
target/riscv: Dump Hypervisor registers if enabled
Dump the Hypervisor registers and the current Hypervisor state. While we are editing this code let's also dump stvec and scause. Signed-off-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Atish Patra <atish.patra@wdc.com> Reviewed-by: Palmer Dabbelt <palmer@sifive.com> Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>
Diffstat (limited to 'target/riscv/csr.c')
0 files changed, 0 insertions, 0 deletions