diff options
| author | Weiwei Li | 2022-04-23 04:35:06 +0200 |
|---|---|---|
| committer | Alistair Francis | 2022-04-29 02:47:45 +0200 |
| commit | 1f7f7b5ede6bcc68ff0587f085abb65018d32ebc (patch) | |
| tree | 083904c5f3f9cd0e22e8c7abbd3a9c6f2c730f32 /target/riscv/insn32.decode | |
| parent | target/riscv: rvk: add support for sha512 related instructions for RV32 in zk... (diff) | |
| download | qemu-1f7f7b5ede6bcc68ff0587f085abb65018d32ebc.tar.gz qemu-1f7f7b5ede6bcc68ff0587f085abb65018d32ebc.tar.xz qemu-1f7f7b5ede6bcc68ff0587f085abb65018d32ebc.zip | |
target/riscv: rvk: add support for sha512 related instructions for RV64 in zknh extension
- add sha512sum0, sha512sig0, sha512sum1 and sha512sig1 instructions
Co-authored-by: Zewen Ye <lustrew@foxmail.com>
Signed-off-by: Weiwei Li <liweiwei@iscas.ac.cn>
Signed-off-by: Junqiang Wang <wangjunqiang@iscas.ac.cn>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20220423023510.30794-11-liweiwei@iscas.ac.cn>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'target/riscv/insn32.decode')
| -rw-r--r-- | target/riscv/insn32.decode | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode index 02a0c71890..d9ebb138d1 100644 --- a/target/riscv/insn32.decode +++ b/target/riscv/insn32.decode @@ -868,3 +868,8 @@ sha512sig0l 01 01010 ..... ..... 000 ..... 0110011 @r sha512sig0h 01 01110 ..... ..... 000 ..... 0110011 @r sha512sig1l 01 01011 ..... ..... 000 ..... 0110011 @r sha512sig1h 01 01111 ..... ..... 000 ..... 0110011 @r +# *** RV64 Zknh Standard Extension *** +sha512sig0 00 01000 00110 ..... 001 ..... 0010011 @r2 +sha512sig1 00 01000 00111 ..... 001 ..... 0010011 @r2 +sha512sum0 00 01000 00100 ..... 001 ..... 0010011 @r2 +sha512sum1 00 01000 00101 ..... 001 ..... 0010011 @r2 |