summaryrefslogtreecommitdiffstats
path: root/target/tricore/cpu.h
diff options
context:
space:
mode:
authorPeter Maydell2021-03-15 16:34:27 +0100
committerPeter Maydell2021-03-15 16:34:27 +0100
commit51204c2f188ec1e2a38f14718d38a3772f850a4b (patch)
tree47aae10b9baf4b79383be658168f70c446ed501d /target/tricore/cpu.h
parentMerge remote-tracking branch 'remotes/philmd/tags/mips-20210313' into staging (diff)
parenttarget/tricore: Fix OPC2_32_RRPW_EXTR for width=0 (diff)
downloadqemu-51204c2f188ec1e2a38f14718d38a3772f850a4b.tar.gz
qemu-51204c2f188ec1e2a38f14718d38a3772f850a4b.tar.xz
qemu-51204c2f188ec1e2a38f14718d38a3772f850a4b.zip
Merge remote-tracking branch 'remotes/bkoppelmann2/tags/pull-tricore-20210314' into staging
- Added triboard with tc27x_soc - Cleaned up get_physical_address() - Fixed corner case bugs in OPC2_32_RRPW_IMASK and OPC2_32_RRPW_IMASK insns # gpg: Signature made Sun 14 Mar 2021 13:53:11 GMT # gpg: using RSA key 6E636A7E83F2DD0CFA6E6E370AD2C6396B69CA14 # gpg: issuer "kbastian@mail.uni-paderborn.de" # gpg: Good signature from "Bastian Koppelmann <kbastian@mail.uni-paderborn.de>" [full] # Primary key fingerprint: 6E63 6A7E 83F2 DD0C FA6E 6E37 0AD2 C639 6B69 CA14 * remotes/bkoppelmann2/tags/pull-tricore-20210314: target/tricore: Fix OPC2_32_RRPW_EXTR for width=0 target/tricore: Fix imask OPC2_32_RRPW_IMASK for r3+1 == r2 tricore: fixed faulty conditions for extr and imask target/tricore: Remove unused definitions target/tricore: Pass MMUAccessType to get_physical_address() target/tricore: Replace magic value by MMU_DATA_LOAD definition tricore: added triboard with tc27x_soc Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'target/tricore/cpu.h')
-rw-r--r--target/tricore/cpu.h12
1 files changed, 0 insertions, 12 deletions
diff --git a/target/tricore/cpu.h b/target/tricore/cpu.h
index b82349d1b1..4b61a2c03f 100644
--- a/target/tricore/cpu.h
+++ b/target/tricore/cpu.h
@@ -375,18 +375,6 @@ typedef TriCoreCPU ArchCPU;
#include "exec/cpu-all.h"
-enum {
- /* 1 bit to define user level / supervisor access */
- ACCESS_USER = 0x00,
- ACCESS_SUPER = 0x01,
- /* 1 bit to indicate direction */
- ACCESS_STORE = 0x02,
- /* Type of instruction that generated the access */
- ACCESS_CODE = 0x10, /* Code fetch access */
- ACCESS_INT = 0x20, /* Integer load/store access */
- ACCESS_FLOAT = 0x30, /* floating point load/store access */
-};
-
void cpu_state_reset(CPUTriCoreState *s);
void tricore_tcg_init(void);
int cpu_tricore_signal_handler(int host_signum, void *pinfo, void *puc);