diff options
| author | Aurelien Jarno | 2017-05-01 23:20:43 +0200 |
|---|---|---|
| committer | Aurelien Jarno | 2017-05-13 11:18:26 +0200 |
| commit | 58d2a9aef4cacb3056f5b12c1eb92105704183fe (patch) | |
| tree | d58e1eae93317e26c0b1ca80f8b79e17ea5b7d07 /target | |
| parent | target/sh4: fold ctx->bstate = BS_BRANCH into gen_conditional_jump (diff) | |
| download | qemu-58d2a9aef4cacb3056f5b12c1eb92105704183fe.tar.gz qemu-58d2a9aef4cacb3056f5b12c1eb92105704183fe.tar.xz qemu-58d2a9aef4cacb3056f5b12c1eb92105704183fe.zip | |
target/sh4: optimize gen_store_fpr64
Using extr and avoiding intermediate temps.
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <rth@twiddle.net>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
Diffstat (limited to 'target')
| -rw-r--r-- | target/sh4/translate.c | 8 |
1 files changed, 1 insertions, 7 deletions
diff --git a/target/sh4/translate.c b/target/sh4/translate.c index a4c7a0895b..fe8bff54a6 100644 --- a/target/sh4/translate.c +++ b/target/sh4/translate.c @@ -305,13 +305,7 @@ static inline void gen_load_fpr64(TCGv_i64 t, int reg) static inline void gen_store_fpr64 (TCGv_i64 t, int reg) { - TCGv_i32 tmp = tcg_temp_new_i32(); - tcg_gen_extrl_i64_i32(tmp, t); - tcg_gen_mov_i32(cpu_fregs[reg + 1], tmp); - tcg_gen_shri_i64(t, t, 32); - tcg_gen_extrl_i64_i32(tmp, t); - tcg_gen_mov_i32(cpu_fregs[reg], tmp); - tcg_temp_free_i32(tmp); + tcg_gen_extr_i64_i32(cpu_fregs[reg + 1], cpu_fregs[reg], t); } #define B3_0 (ctx->opcode & 0xf) |