summaryrefslogtreecommitdiffstats
path: root/target
diff options
context:
space:
mode:
authorArtyom Tarasenko2016-04-16 21:57:49 +0200
committerArtyom Tarasenko2017-01-18 22:03:44 +0100
commitd00a2334433483d1751d94aabdf47985a68010d3 (patch)
tree1280f25a708e5befdd1c8d743bd63013e0e46fc4 /target
parenttarget-sparc: implement auto-demapping for UA2005 CPUs (diff)
downloadqemu-d00a2334433483d1751d94aabdf47985a68010d3.tar.gz
qemu-d00a2334433483d1751d94aabdf47985a68010d3.tar.xz
qemu-d00a2334433483d1751d94aabdf47985a68010d3.zip
target-sparc: add more registers to dump_mmu
Signed-off-by: Artyom Tarasenko <atar4qemu@gmail.com> Reviewed-by: Richard Henderson <rth@twiddle.net>
Diffstat (limited to 'target')
-rw-r--r--target/sparc/mmu_helper.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/target/sparc/mmu_helper.c b/target/sparc/mmu_helper.c
index fa70dc08f4..8b4664d996 100644
--- a/target/sparc/mmu_helper.c
+++ b/target/sparc/mmu_helper.c
@@ -741,6 +741,8 @@ void dump_mmu(FILE *f, fprintf_function cpu_fprintf, CPUSPARCState *env)
PRId64 "\n",
env->dmmu.mmu_primary_context,
env->dmmu.mmu_secondary_context);
+ (*cpu_fprintf)(f, "DMMU Tag Access: %" PRIx64 ", TSB Tag Target: %" PRIx64
+ "\n", env->dmmu.tag_access, env->dmmu.tsb_tag_target);
if ((env->lsu & DMMU_E) == 0) {
(*cpu_fprintf)(f, "DMMU disabled\n");
} else {