diff options
| author | Richard Henderson | 2020-04-17 22:19:47 +0200 |
|---|---|---|
| committer | Richard Henderson | 2021-01-13 19:39:08 +0100 |
| commit | 1bd1af98d7b166ced72e2fb8126b484c86d5357b (patch) | |
| tree | de3b5566ec847641f60e9eee3b2558daf496f99d /tcg/tci.c | |
| parent | tcg: Use tcg_constant_{i32,i64,vec} with gvec expanders (diff) | |
| download | qemu-1bd1af98d7b166ced72e2fb8126b484c86d5357b.tar.gz qemu-1bd1af98d7b166ced72e2fb8126b484c86d5357b.tar.xz qemu-1bd1af98d7b166ced72e2fb8126b484c86d5357b.zip | |
tcg/tci: Add special tci_movi_{i32,i64} opcodes
The normal movi opcodes are going away. We need something
for TCI to use internally.
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'tcg/tci.c')
| -rw-r--r-- | tcg/tci.c | 4 |
1 files changed, 2 insertions, 2 deletions
@@ -593,7 +593,7 @@ uintptr_t QEMU_DISABLE_CFI tcg_qemu_tb_exec(CPUArchState *env, t1 = tci_read_r32(regs, &tb_ptr); tci_write_reg32(regs, t0, t1); break; - case INDEX_op_movi_i32: + case INDEX_op_tci_movi_i32: t0 = *tb_ptr++; t1 = tci_read_i32(&tb_ptr); tci_write_reg32(regs, t0, t1); @@ -864,7 +864,7 @@ uintptr_t QEMU_DISABLE_CFI tcg_qemu_tb_exec(CPUArchState *env, t1 = tci_read_r64(regs, &tb_ptr); tci_write_reg64(regs, t0, t1); break; - case INDEX_op_movi_i64: + case INDEX_op_tci_movi_i64: t0 = *tb_ptr++; t1 = tci_read_i64(&tb_ptr); tci_write_reg64(regs, t0, t1); |