summaryrefslogtreecommitdiffstats
path: root/tests/tcg/mips/mips64-dsp/repl_pw.c
diff options
context:
space:
mode:
authorJia Liu2012-10-24 16:17:13 +0200
committerAurelien Jarno2012-10-31 21:37:21 +0100
commitd70080c4e37fc533fa10904b286f29449decc6f8 (patch)
treee36bed089aa0fd67cb9c17bbff0a0f4aaa148f3f /tests/tcg/mips/mips64-dsp/repl_pw.c
parenttarget-mips: Add ASE DSP processors (diff)
downloadqemu-d70080c4e37fc533fa10904b286f29449decc6f8.tar.gz
qemu-d70080c4e37fc533fa10904b286f29449decc6f8.tar.xz
qemu-d70080c4e37fc533fa10904b286f29449decc6f8.zip
target-mips: Add ASE DSP testcases
Add MIPS ASE DSP testcases. Signed-off-by: Jia Liu <proljc@gmail.com> Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
Diffstat (limited to 'tests/tcg/mips/mips64-dsp/repl_pw.c')
-rw-r--r--tests/tcg/mips/mips64-dsp/repl_pw.c34
1 files changed, 34 insertions, 0 deletions
diff --git a/tests/tcg/mips/mips64-dsp/repl_pw.c b/tests/tcg/mips/mips64-dsp/repl_pw.c
new file mode 100644
index 0000000000..d35376a2a3
--- /dev/null
+++ b/tests/tcg/mips/mips64-dsp/repl_pw.c
@@ -0,0 +1,34 @@
+#include "io.h"
+
+int main(void)
+{
+ long long rd, result;
+ rd = 0;
+ result = 0x000001FF000001FF;
+
+ __asm
+ ("repl.pw %0, 0x1FF\n\t"
+ : "=r"(rd)
+ );
+
+ if (result != rd) {
+ printf("repl.pw error1\n");
+
+ return -1;
+ }
+
+ rd = 0;
+ result = 0xFFFFFE00FFFFFE00;
+ __asm
+ ("repl.pw %0, 0xFFFFFFFFFFFFFE00\n\t"
+ : "=r"(rd)
+ );
+
+ if (result != rd) {
+ printf("repl.pw error2\n");
+
+ return -1;
+ }
+
+ return 0;
+}