summaryrefslogtreecommitdiffstats
path: root/tests/tcg/mips/mips64-dspr2/shrav_qb.c
diff options
context:
space:
mode:
authorJia Liu2012-10-24 16:17:13 +0200
committerAurelien Jarno2012-10-31 21:37:21 +0100
commitd70080c4e37fc533fa10904b286f29449decc6f8 (patch)
treee36bed089aa0fd67cb9c17bbff0a0f4aaa148f3f /tests/tcg/mips/mips64-dspr2/shrav_qb.c
parenttarget-mips: Add ASE DSP processors (diff)
downloadqemu-d70080c4e37fc533fa10904b286f29449decc6f8.tar.gz
qemu-d70080c4e37fc533fa10904b286f29449decc6f8.tar.xz
qemu-d70080c4e37fc533fa10904b286f29449decc6f8.zip
target-mips: Add ASE DSP testcases
Add MIPS ASE DSP testcases. Signed-off-by: Jia Liu <proljc@gmail.com> Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
Diffstat (limited to 'tests/tcg/mips/mips64-dspr2/shrav_qb.c')
-rw-r--r--tests/tcg/mips/mips64-dspr2/shrav_qb.c37
1 files changed, 37 insertions, 0 deletions
diff --git a/tests/tcg/mips/mips64-dspr2/shrav_qb.c b/tests/tcg/mips/mips64-dspr2/shrav_qb.c
new file mode 100644
index 0000000000..a716203d80
--- /dev/null
+++ b/tests/tcg/mips/mips64-dspr2/shrav_qb.c
@@ -0,0 +1,37 @@
+#include"io.h"
+
+int main(void)
+{
+ long long rd, rs, rt;
+ long long result;
+
+ rs = 0x03;
+ rt = 0x12345678;
+ result = 0x02060A0F;
+
+ __asm
+ ("shrav.qb %0, %1, %2\n\t"
+ : "=r"(rd)
+ : "r"(rt), "r"(rs)
+ );
+ if (rd != result) {
+ printf("shrav.qb error\n");
+ return -1;
+ }
+
+ rs = 0x03;
+ rt = 0x87654321;
+ result = 0xFFFFFFFFF00C0804;
+
+ __asm
+ ("shrav.qb %0, %1, %2\n\t"
+ : "=r"(rd)
+ : "r"(rt), "r"(rs)
+ );
+ if (rd != result) {
+ printf("shrav.qb error\n");
+ return -1;
+ }
+
+ return 0;
+}