diff options
author | Max Filippov | 2017-01-15 04:58:55 +0100 |
---|---|---|
committer | Max Filippov | 2017-01-15 22:01:56 +0100 |
commit | 4f89b41c28a17739c4fd40886542e3cb8c7a15a3 (patch) | |
tree | dbeb7b9a21d8ed427273a2fbdb392137a5afe81a /tests/tcg/xtensa/test_timer.S | |
parent | target/xtensa: tests: fix timer tests (diff) | |
download | qemu-4f89b41c28a17739c4fd40886542e3cb8c7a15a3.tar.gz qemu-4f89b41c28a17739c4fd40886542e3cb8c7a15a3.tar.xz qemu-4f89b41c28a17739c4fd40886542e3cb8c7a15a3.zip |
target/xtensa: tests: replace hardcoded interrupt masks
Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Diffstat (limited to 'tests/tcg/xtensa/test_timer.S')
-rw-r--r-- | tests/tcg/xtensa/test_timer.S | 10 |
1 files changed, 5 insertions, 5 deletions
diff --git a/tests/tcg/xtensa/test_timer.S b/tests/tcg/xtensa/test_timer.S index 9e6012d7fd..844c0327aa 100644 --- a/tests/tcg/xtensa/test_timer.S +++ b/tests/tcg/xtensa/test_timer.S @@ -59,7 +59,7 @@ test ccompare0_interrupt rsr a2, interrupt assert eqi, a2, 0 - movi a2, 0x40 + movi a2, 1 << XCHAL_TIMER0_INTERRUPT wsr a2, intenable rsil a2, 0 loop a3, 1f @@ -87,7 +87,7 @@ test ccompare1_interrupt rsync rsr a2, interrupt assert eqi, a2, 0 - movi a2, 0x400 + movi a2, 1 << XCHAL_TIMER1_INTERRUPT wsr a2, intenable rsil a2, 2 loop a3, 1f @@ -113,7 +113,7 @@ test ccompare2_interrupt rsync rsr a2, interrupt assert eqi, a2, 0 - movi a2, 0x2000 + movi a2, 1 << XCHAL_TIMER2_INTERRUPT wsr a2, intenable rsil a2, 4 loop a3, 1f @@ -141,7 +141,7 @@ test ccompare_interrupt_masked rsr a2, interrupt assert eqi, a2, 0 - movi a2, 0x40 + movi a2, 1 << XCHAL_TIMER0_INTERRUPT wsr a2, intenable rsil a2, 0 loop a3, 1f @@ -171,7 +171,7 @@ test ccompare_interrupt_masked_waiti rsr a2, interrupt assert eqi, a2, 0 - movi a2, 0x40 + movi a2, 1 << XCHAL_TIMER0_INTERRUPT wsr a2, intenable waiti 0 test_fail |