summaryrefslogtreecommitdiffstats
path: root/util/crc32c.c
diff options
context:
space:
mode:
authorPeter Maydell2017-06-02 12:51:47 +0200
committerPeter Maydell2017-06-02 12:51:47 +0200
commit8bd5c82030b2cb09d3eef6b444f1620911cc9fc5 (patch)
treeaea72562f9759d74508cff66bfd312fd25f5d344 /util/crc32c.c
parentarm: Use the mmu_idx we're passed in arm_cpu_do_unaligned_access() (diff)
downloadqemu-8bd5c82030b2cb09d3eef6b444f1620911cc9fc5.tar.gz
qemu-8bd5c82030b2cb09d3eef6b444f1620911cc9fc5.tar.xz
qemu-8bd5c82030b2cb09d3eef6b444f1620911cc9fc5.zip
arm: Add support for M profile CPUs having different MMU index semantics
The M profile CPU's MPU has an awkward corner case which we would like to implement with a different MMU index. We can avoid having to bump the number of MMU modes ARM uses, because some of our existing MMU indexes are only used by non-M-profile CPUs, so we can borrow one. To avoid that getting too confusing, clean up the code to try to keep the two meanings of the index separate. Instead of ARMMMUIdx enum values being identical to core QEMU MMU index values, they are now the core index values with some high bits set. Any particular CPU always uses the same high bits (so eventually A profile cores and M profile cores will use different bits). New functions arm_to_core_mmu_idx() and core_to_arm_mmu_idx() convert between the two. In general core index values are stored in 'int' types, and ARM values are stored in ARMMMUIdx types. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Message-id: 1493122030-32191-3-git-send-email-peter.maydell@linaro.org
Diffstat (limited to 'util/crc32c.c')
0 files changed, 0 insertions, 0 deletions