summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* bsd-user: Add stubs for new signal routinesWarner Losh2021-11-031-0/+21
* Merge remote-tracking branch 'remotes/mst/tags/for_upstream' into stagingRichard Henderson2021-11-0324-109/+239
|\
| * hw/i386: fix vmmouse registrationPavel Dovgalyuk2021-11-021-0/+1
| * pci: Export pci_for_each_device_under_bus*()Peter Xu2021-11-029-29/+27Star
| * pci: Define pci_bus_dev_fn/pci_bus_fn/pci_bus_ret_fnPeter Xu2021-11-022-24/+15Star
| * hw/i386/pc: Allow instantiating a virtio-iommu deviceJean-Philippe Brucker2021-11-013-2/+25
| * hw/i386/pc: Move IOMMU singleton into PCMachineStateJean-Philippe Brucker2021-11-013-19/+20
| * hw/i386/pc: Remove x86_iommu_get_type()Jean-Philippe Brucker2021-11-016-38/+9Star
| * hw/acpi: Add VIOT tableJean-Philippe Brucker2021-11-014-0/+132
| * vhost-vdpa: Set discarding of RAM broken when initializing the backendDavid Hildenbrand2021-11-011-0/+13
| * qtest: fix 'expression is always false' build failure in qtest_has_accel()Igor Mammedov2021-11-011-1/+1
* | Merge remote-tracking branch 'remotes/philmd/tags/mips-20211102' into stagingRichard Henderson2021-11-029-2106/+897Star
|\ \
| * | Revert "elf: Relax MIPS' elf_check_arch() to accept EM_NANOMIPS too"Philippe Mathieu-Daudé2021-11-021-2/+0Star
| * | hw/usb/vt82c686-uhci-pci: Use ISA instead of PCI interruptsBALATON Zoltan2021-11-021-0/+13
| * | usb/uhci: Replace pci_set_irq with qemu_set_irqBALATON Zoltan2021-11-022-2/+4
| * | usb/uhci: Disallow user creating a vt82c686-uhci-pci deviceBALATON Zoltan2021-11-023-0/+6
| * | usb/uhci: Misc clean upBALATON Zoltan2021-11-021-5/+2Star
| * | target/mips: Remove obsolete FCR0_HAS2008 comment on P5600 CPUPhilippe Mathieu-Daudé2021-11-021-1/+0Star
| * | target/mips: Fix Loongson-3A4000 MSAIR config registerPhilippe Mathieu-Daudé2021-11-021-0/+1
| * | target/mips: Remove one MSA unnecessary decodetree overlap groupPhilippe Mathieu-Daudé2021-11-021-182/+180Star
| * | target/mips: Remove generic MSA opcodePhilippe Mathieu-Daudé2021-11-022-9/+0Star
| * | target/mips: Convert CTCMSA opcode to decodetreePhilippe Mathieu-Daudé2021-11-022-58/+16Star
| * | target/mips: Convert CFCMSA opcode to decodetreePhilippe Mathieu-Daudé2021-11-022-9/+23
| * | target/mips: Convert MSA MOVE.V opcode to decodetreePhilippe Mathieu-Daudé2021-11-022-6/+20
| * | target/mips: Convert MSA COPY_S and INSERT opcodes to decodetreePhilippe Mathieu-Daudé2021-11-022-88/+19Star
| * | target/mips: Convert MSA COPY_U opcode to decodetreePhilippe Mathieu-Daudé2021-11-022-26/+41
| * | target/mips: Convert MSA ELM instruction format to decodetreePhilippe Mathieu-Daudé2021-11-022-13/+52
| * | target/mips: Convert MSA 3R instruction format to decodetree (part 4/4)Philippe Mathieu-Daudé2021-11-022-863/+106Star
| * | target/mips: Convert MSA 3R instruction format to decodetree (part 3/4)Philippe Mathieu-Daudé2021-11-022-34/+9Star
| * | target/mips: Convert MSA 3R instruction format to decodetree (part 2/4)Philippe Mathieu-Daudé2021-11-022-158/+35Star
| * | target/mips: Convert MSA 3R instruction format to decodetree (part 1/4)Philippe Mathieu-Daudé2021-11-022-12/+11Star
| * | target/mips: Convert MSA 3RF instruction format to decodetree (DF_WORD)Philippe Mathieu-Daudé2021-11-022-176/+76Star
| * | target/mips: Convert MSA 3RF instruction format to decodetree (DF_HALF)Philippe Mathieu-Daudé2021-11-022-39/+38Star
| * | target/mips: Convert MSA VEC instruction format to decodetreePhilippe Mathieu-Daudé2021-11-022-75/+31Star
| * | target/mips: Convert MSA 2R instruction format to decodetreePhilippe Mathieu-Daudé2021-11-022-75/+19Star
| * | target/mips: Convert MSA FILL opcode to decodetreePhilippe Mathieu-Daudé2021-11-022-12/+21
| * | target/mips: Convert MSA 2RF instruction format to decodetreePhilippe Mathieu-Daudé2021-11-022-85/+53Star
| * | target/mips: Convert MSA load/store instruction format to decodetreePhilippe Mathieu-Daudé2021-11-022-59/+36Star
| * | target/mips: Convert MSA I8 instruction format to decodetreePhilippe Mathieu-Daudé2021-11-022-56/+27Star
| * | target/mips: Convert MSA SHF opcode to decodetreePhilippe Mathieu-Daudé2021-11-022-17/+22
| * | target/mips: Convert MSA BIT instruction format to decodetreePhilippe Mathieu-Daudé2021-11-022-97/+101
| * | target/mips: Convert MSA I5 instruction format to decodetreePhilippe Mathieu-Daudé2021-11-022-77/+41Star
| * | target/mips: Convert MSA LDI opcode to decodetreePhilippe Mathieu-Daudé2021-11-022-9/+21
| * | target/mips: Rename sa16 -> sa, bz_df -> bz -> bz_vPhilippe Mathieu-Daudé2021-11-022-18/+17Star
| * | target/mips: Use enum definitions from CPUMIPSMSADataFormat enumPhilippe Mathieu-Daudé2021-11-021-3/+3
| * | target/mips: Have check_msa_access() return a booleanPhilippe Mathieu-Daudé2021-11-021-7/+18
| * | target/mips: Use dup_const() to simplifyPhilippe Mathieu-Daudé2021-11-021-20/+3Star
| * | target/mips: Adjust style in msa_translate_init()Philippe Mathieu-Daudé2021-11-021-1/+3
| * | target/mips: Fix MSA MSUBV.B opcodePhilippe Mathieu-Daudé2021-11-021-16/+16
| * | target/mips: Fix MSA MADDV.B opcodePhilippe Mathieu-Daudé2021-11-021-16/+16
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2026-02-19 15:15:49 +0100