| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | hw/arm: versal: Add a model of Xilinx Versal SoC | Edgar E. Iglesias | 2018-11-02 | 1 | -0/+323 |
 |
index : bwlp/qemu.git | |
| Experimental fork of QEMU with video encoding patches | OpenSLX |
| summaryrefslogtreecommitdiffstats |