Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | hw/cxl: Fix wrong query of target ports | Jonathan Cameron | 2022-08-17 | 1 | -7/+5 |
* | hw/cxl: Fix memory leak in error paths | Jonathan Cameron | 2022-08-17 | 1 | -2/+3 |
* | pci-bridge/cxl_downstream: Add a CXL switch downstream port | Jonathan Cameron | 2022-06-16 | 1 | -2/+41 |
* | pci/pci_expander_bridge: For CXL HB delay the HB register memory region setup. | Jonathan Cameron | 2022-06-10 | 1 | -0/+20 |
* | hw/cxl: Push linking of CXL targets into i386/pc rather than in machine.c | Jonathan Cameron | 2022-06-10 | 1 | -5/+3 |
* | hw/cxl: Make the CXL fixed memory window setup a machine parameter. | Jonathan Cameron | 2022-06-10 | 1 | -5/+67 |
* | cxl/cxl-host: Add memops for CFMWS region. | Jonathan Cameron | 2022-05-13 | 1 | -0/+128 |
* | hw/cxl/host: Add support for CXL Fixed Memory Windows. | Jonathan Cameron | 2022-05-13 | 1 | -0/+94 |