summaryrefslogtreecommitdiffstats
path: root/hw/intc/pnv_xive.c
Commit message (Expand)AuthorAgeFilesLines
* ppc: Define SETFIELD for the ppc targetAlexey Kardashevskiy2022-07-061-20/+0Star
* ppc/xive: Add support for PQ state bits offloadCédric Le Goater2022-03-021-3/+34
* ppc/xive: check return value of ldq_be_dma()Cédric Le Goater2022-01-281-4/+18
* dma: Let ld*_dma() propagate MemTxResultPhilippe Mathieu-Daudé2021-12-311-4/+4
* dma: Let ld*_dma() take MemTxAttrs argumentPhilippe Mathieu-Daudé2021-12-311-3/+4
* ppc/pnv: Add trace events for PCI event notificationCédric Le Goater2021-02-101-0/+3
* error: Eliminate error_propagate() with Coccinelle, part 1Markus Armbruster2020-07-101-4/+2Star
* qom: Put name parameter before value / visitor parameterMarkus Armbruster2020-07-101-5/+4Star
* qdev: Use returned bool to check for qdev_realize() etc. failureMarkus Armbruster2020-07-101-4/+2Star
* qdev: Convert bus-less devices to qdev_realize() with CoccinelleMarkus Armbruster2020-06-151-2/+2
* qom: Less verbose object_initialize_child()Markus Armbruster2020-06-151-4/+2Star
* qdev: set properties with device_class_set_props()Marc-André Lureau2020-01-241-1/+1
* pnv/xive: Deduce the PnvXive pointer from XiveTCTX::xptrGreg Kurz2020-01-081-6/+2Star
* pnv/xive: Use device_class_set_parent_realize()Greg Kurz2020-01-081-0/+10
* ppc/pnv: Dump the XIVE NVT tableCédric Le Goater2019-12-171-0/+64
* ppc/pnv: Extend XiveRouter with a get_block_id() handlerCédric Le Goater2019-12-171-0/+6
* ppc/pnv: Introduce a pnv_xive_block_id() helperCédric Le Goater2019-12-171-31/+33
* ppc/xive: Remove the get_tctx() XiveRouter handlerCédric Le Goater2019-12-171-13/+0Star
* ppc/xive: Move the TIMA operations to the controller modelCédric Le Goater2019-12-171-1/+34
* ppc/pnv: Clarify how the TIMA is accessed on a multichip systemCédric Le Goater2019-12-171-17/+23
* ppc/xive: Extend the TIMA operation with a XivePresenter parameterCédric Le Goater2019-12-171-2/+2
* ppc/pnv: Fix TIMA indirect accessCédric Le Goater2019-12-171-6/+7
* ppc/pnv: Introduce a pnv_xive_is_cpu_enabled() helperCédric Le Goater2019-12-171-0/+19
* ppc/pnv: Loop on the threads of the chip to find a matching NVTCédric Le Goater2019-12-171-26/+35
* ppc/xive: Implement the XivePresenter interfaceCédric Le Goater2019-12-171-0/+41
* ppc/pnv: Quiesce some XIVE errorsCédric Le Goater2019-12-171-1/+5
* ppc/pnv: Remove pnv_xive_vst_size() routineCédric Le Goater2019-12-171-69/+43Star
* ppc/pnv: Link "chip" property to PnvXive::chip pointerGreg Kurz2019-12-171-10/+3Star
* xive: Link "xive" property to XiveEndSource::xrtr pointerGreg Kurz2019-12-171-2/+2
* xive: Link "xive" property to XiveSource::xive pointerGreg Kurz2019-12-171-2/+2
* ppc/pnv: Improve trigger data definitionCédric Le Goater2019-10-241-4/+16
* ppc/xive: Improve 'info pic' supportCédric Le Goater2019-08-211-0/+9
* Include hw/qdev-properties.h lessMarkus Armbruster2019-08-161-0/+1
* Include sysemu/reset.h a lot lessMarkus Armbruster2019-08-161-0/+1
* ppc/pnv: Rework cache watch model of PnvXIVECédric Le Goater2019-07-021-36/+106
* ppc/pnv: fix StoreEOI activationCédric Le Goater2019-07-021-2/+1Star
* Include qemu/module.h where needed, drop it from qemu-common.hMarkus Armbruster2019-06-121-0/+1
* ppc/pnv: add a XIVE interrupt controller model for POWER9Cédric Le Goater2019-03-121-0/+1753
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-05 03:14:20 +0100