| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | hw/riscv: remove 'fdt' param from riscv_setup_rom_reset_vec() | Daniel Henrique Barboza | 2022-09-07 | 1 | -2/+1 |
| * | hw/riscv: shakti_c: Use MachineState::ram and MachineClass::default_ram_id | Bin Meng | 2021-10-22 | 1 | -4/+2 |
| * | hw/riscv: shakti_c: Mark as not user creatable | Alistair Francis | 2021-10-07 | 1 | -0/+7 |
| * | hw/intc: Upgrade the SiFive CLINT implementation to RISC-V ACLINT | Anup Patel | 2021-09-20 | 1 | -4/+7 |
| * | hw/intc: Rename sifive_clint sources to riscv_aclint sources | Anup Patel | 2021-09-20 | 1 | -1/+1 |
| * | hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO lines | Alistair Francis | 2021-09-20 | 1 | -1/+2 |
| * | hw/riscv: Connect Shakti UART to Shakti platform | Vijai Kumar K | 2021-05-11 | 1 | -0/+8 |
| * | riscv: Add initial support for Shakti C machine | Vijai Kumar K | 2021-05-11 | 1 | -0/+173 |
 |
index : bwlp/qemu.git | |
| Experimental fork of QEMU with video encoding patches | OpenSLX |
| summaryrefslogtreecommitdiffstats |