summaryrefslogtreecommitdiffstats
path: root/hw/riscv
Commit message (Expand)AuthorAgeFilesLines
* hw: Do not include "exec/address-spaces.h" if it is not necessaryPhilippe Mathieu-Daudé2018-06-011-1/+0Star
* Merge remote-tracking branch 'remotes/riscv/tags/riscv-qemu-2.13-minor-fixes-...Peter Maydell2018-05-101-4/+8
|\
| * riscv: htif: increase the priority of the htif subregionKONRAD Frederic2018-05-081-2/+3
| * riscv: spike: allow base == 0KONRAD Frederic2018-05-081-2/+5
* | RISC-V: Mark ROM read-only after copying in codeMichael Clark2018-05-064-82/+101
* | RISC-V: Remove EM_RISCV ELF_MACHINE indirectionMichael Clark2018-05-064-4/+4
* | RISC-V: Remove unused class definitionsMichael Clark2018-05-065-101/+0Star
* | RISC-V: Remove identity_translate from load_elfMichael Clark2018-05-064-24/+4Star
* | RISC-V: Use ROM base address and size from memmapMichael Clark2018-05-061-2/+2
* | RISC-V: Make virt board description match spikeMichael Clark2018-05-061-1/+1
* | RISC-V: Replace hardcoded constants with enum valuesMichael Clark2018-05-064-12/+15
|/
* Change references to serial_hds[] to serial_hd()Peter Maydell2018-04-264-7/+7
* RISC-V Build InfrastructureMichael Clark2018-03-061-0/+11
* SiFive Freedom U Series RISC-V MachineMichael Clark2018-03-061-0/+339
* SiFive Freedom E Series RISC-V MachineMichael Clark2018-03-061-0/+234
* SiFive RISC-V PRCI BlockMichael Clark2018-03-061-0/+89
* SiFive RISC-V UART DeviceMichael Clark2018-03-061-0/+176
* RISC-V VirtIO MachineMichael Clark2018-03-061-0/+420
* SiFive RISC-V Test FinisherMichael Clark2018-03-061-0/+93
* RISC-V Spike MachinesMichael Clark2018-03-061-0/+376
* SiFive RISC-V PLIC BlockMichael Clark2018-03-061-0/+505
* SiFive RISC-V CLINT BlockMichael Clark2018-03-061-0/+254
* RISC-V HART ArrayMichael Clark2018-03-061-0/+89
* RISC-V HTIF ConsoleMichael Clark2018-03-061-0/+258
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-22 19:38:46 +0100