summaryrefslogtreecommitdiffstats
path: root/include/hw/riscv
Commit message (Expand)AuthorAgeFilesLines
* hw/riscv: Add optional symbol callback ptr to riscv_load_kernel()Zhuang, Siwei (Data61, Kensington NSW)2019-11-251-1/+2
* riscv/virt: Add the PFlash CFI01 deviceAlistair Francis2019-10-281-0/+3
* riscv/virt: Manually define the machineAlistair Francis2019-10-281-1/+6
* riscv/sifive_u: Add the start-in-flash propertyAlistair Francis2019-10-281-0/+2
* riscv/sifive_u: Manually define the machineAlistair Francis2019-10-281-1/+6
* riscv/sifive_u: Add QSPI memory regionAlistair Francis2019-10-281-0/+1
* riscv/sifive_u: Add L2-LIM cache memoryAlistair Francis2019-10-281-0/+1
* riscv: hw: Drop "clock-frequency" property of cpu nodesBin Meng2019-10-283-9/+0Star
* riscv: sifive_u: Remove handcrafted clock nodes for UART and ethernetBin Meng2019-09-171-2/+1Star
* riscv: sifive_u: Fix broken GEM supportBin Meng2019-09-171-1/+2
* riscv: sifive_u: Instantiate OTP memory with a serial numberBin Meng2019-09-171-0/+3
* riscv: sifive: Implement a model for SiFive FU540 OTPBin Meng2019-09-171-0/+80
* riscv: sifive_u: Update UART base addresses and IRQsBin Meng2019-09-171-2/+2
* riscv: sifive_u: Reference PRCI clocks in UART and ethernet nodesBin Meng2019-09-171-0/+10
* riscv: sifive_u: Add PRCI block to the SoCBin Meng2019-09-171-0/+3
* riscv: sifive_u: Generate hfclk and rtcclk nodesBin Meng2019-09-171-0/+2
* riscv: sifive: Implement PRCI model for FU540Bin Meng2019-09-171-0/+81
* riscv: sifive_u: Update hart configuration to reflect the real FU540 SoCBin Meng2019-09-171-1/+5
* riscv: sifive_u: Set the minimum number of cpus to 2Bin Meng2019-09-171-0/+2
* riscv: hart: Add a "hartid-base" property to RISC-V hart arrayBin Meng2019-09-171-0/+1
* riscv: Add a sifive_cpu.h to include both E and U cpu type definesBin Meng2019-09-173-12/+33
* riscv: sifive_e: prci: Update the PRCI register block sizeBin Meng2019-09-171-0/+2
* riscv: sifive: Rename sifive_prci.{c, h} to sifive_e_prci.{c, h}Bin Meng2019-09-172-71/+69Star
* riscv: sifive_test: Add reset functionalityBin Meng2019-09-171-1/+2
* riscv: Add a helper routine for finding firmwareBin Meng2019-09-171-0/+1
* riscv: plic: Remove unused interrupt functionsAlistair Francis2019-09-171-3/+0Star
* Clean up inclusion of sysemu/sysemu.hMarkus Armbruster2019-08-161-1/+0Star
* Include hw/hw.h exactly where neededMarkus Armbruster2019-08-161-1/+0Star
* include: Make headers more self-containedMarkus Armbruster2019-08-1611-1/+23
* hw/riscv: Load OpenSBI as the default firmwareAlistair Francis2019-07-181-0/+3
* hw/riscv: Add support for loading a firmwareAlistair Francis2019-06-271-0/+2
* hw/riscv: Split out the boot functionsAlistair Francis2019-06-271-0/+27
* RISC-V: Fix a memory leak when realizing a sifive_ePalmer Dabbelt2019-06-241-0/+2
* sifive_prci: Read and write PRCI registersNathaniel Graff2019-06-241-0/+32
* target/riscv: Add a base 32 and 64 bit CPUAlistair Francis2019-05-241-2/+2
* SiFive RISC-V GPIO DeviceFabien Chouteau2019-05-242-2/+78
* Clean up decorations and whitespace around header guardsMarkus Armbruster2019-05-131-1/+0Star
* riscv: plic: Fix incorrect irq calculationAlistair Francis2019-04-053-4/+4
* sifive_uart: Implement interrupt pending registerNathaniel Graff2018-12-201-0/+3
* sifive_u: Add clock DT node for GEM ethernetAnup Patel2018-12-201-1/+2
* hw/riscv/virt: Connect the gpex PCIeAlistair Francis2018-12-201-1/+12
* hw/riscv/virt: Increase the number of interruptsAlistair Francis2018-12-201-1/+1
* RISC-V: Use atomic_cmpxchg to update PLIC bitmapsMichael Clark2018-09-041-1/+0Star
* hw/riscv/sifive_u: Connect the Cadence GEM Ethernet deviceAlistair Francis2018-07-061-2/+7
* hw/riscv/sifive_plic: Use gpios instead of irqsAlistair Francis2018-07-061-1/+0Star
* hw/riscv/sifive_e: Create a SiFive E SoC objectAlistair Francis2018-07-061-2/+14
* hw/riscv/sifive_u: Create a SiFive U SoC objectAlistair Francis2018-07-061-2/+14
* RISC-V: Make virt header comment title consistentMichael Clark2018-05-061-1/+1
* RISC-V: Make some header guards more specificMichael Clark2018-05-062-4/+4
* RISC-V: Remove unused class definitionsMichael Clark2018-05-064-22/+0Star
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-22 14:18:35 +0100