summaryrefslogtreecommitdiffstats
path: root/include/hw
Commit message (Expand)AuthorAgeFilesLines
* microvm: add second ioapicGerd Hoffmann2020-12-101-0/+2
* microvm: make pcie irq base runtime changeableGerd Hoffmann2020-12-101-1/+1
* microvm: make number of virtio transports runtime changeableGerd Hoffmann2020-12-101-1/+1
* x86: add support for second ioapicGerd Hoffmann2020-12-103-1/+6
* x86: acpi: let the firmware handle pending "CPU remove" events in SMMIgor Mammedov2020-12-091-0/+1
* acpi: cpuhp: introduce 'firmware performs eject' status/control bitsIgor Mammedov2020-12-091-0/+1
* hw/i386/pc: add max combined fw size as machine configuration optionErich-McMillan2020-12-091-0/+2
* hw: add compat machines for 6.0Cornelia Huck2020-12-082-0/+6
* failover: Remove primary_dev memberJuan Quintela2020-12-081-1/+0Star
* failover: We don't need to cache primary_device_id anymoreJuan Quintela2020-12-081-1/+0Star
* failover: Rename function to hide_device()Juan Quintela2020-12-081-13/+15
* failover: should_be_hidden() should take a boolJuan Quintela2020-12-081-1/+1
* failover: Remove primary_device_dictJuan Quintela2020-12-081-1/+0Star
* failover: remove standby_id variableJuan Quintela2020-12-081-1/+0Star
* failover: Remove primary_device_optsJuan Quintela2020-12-081-1/+0Star
* failover: Rename bool to failover_primary_hiddenJuan Quintela2020-12-081-1/+2
* failover: primary bus is only used once, and where it is setJuan Quintela2020-12-081-1/+0Star
* acpi/gpex: Build tables for pxbYubo Miao2020-12-081-0/+1
* acpi: Extract crs build form acpi_build.cYubo Miao2020-12-081-0/+22
* hw/arm/virt: Write extra pci roots into fw_cfgJiahui Cen2020-12-081-0/+1
* fw_cfg: Refactor extra pci roots additionJiahui Cen2020-12-081-0/+9
* vfio: Change default dirty pages tracking behavior during migrationKirti Wankhede2020-11-231-0/+1
* vfio: Make migration support experimentalAlex Williamson2020-11-231-0/+1
* s390x/pci: fix endianness issuesCornelia Huck2020-11-181-4/+4
* Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull-request-2020-11-1...Peter Maydell2020-11-1621-21/+21
|\
| * nomaintainer: Fix Lesser GPL version numberChetan Pant2020-11-1513-13/+13
| * non-virt: Fix Lesser GPL version numberChetan Pant2020-11-157-7/+7
| * semihosting: Fix Lesser GPL version numberChetan Pant2020-11-151-1/+1
* | include/hw/xen.h: drop superfluous structAlex Bennée2020-11-161-1/+1
|/
* intc/ibex_plic: Ensure we don't loose interruptsAlistair Francis2020-11-141-0/+1
* hw/misc/stm32f2xx_syscfg: Remove extraneous IRQPhilippe Mathieu-Daudé2020-11-101-2/+0Star
* Merge remote-tracking branch 'remotes/cohuck/tags/s390x-20201106' into stagingPeter Maydell2020-11-061-1/+2
|\
| * s390x: fix build for --without-default-devicesCornelia Huck2020-11-051-1/+2
* | Merge remote-tracking branch 'remotes/mst/tags/for_upstream' into stagingPeter Maydell2020-11-052-1/+11
|\ \
| * | vhost-blk: set features before setting inflight featureJin Yu2020-11-031-0/+1
| * | Revert "vhost-blk: set features before setting inflight feature"Stefan Hajnoczi2020-11-031-1/+0Star
| * | memory-device: Add get_min_alignment() callbackDavid Hildenbrand2020-11-031-0/+10
* | | Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...Peter Maydell2020-11-051-0/+1
|\ \ \
| * | | hw/isa/lpc_ich9: Ignore reserved/invalid SCI IRQPhilippe Mathieu-Daudé2020-11-031-0/+1
| |/ /
* | | Merge remote-tracking branch 'remotes/philmd-gitlab/tags/mips-fixes-20201103'...Peter Maydell2020-11-044-4/+4
|\ \ \ | |_|/ |/| |
| * | hw/mips/boston: Fix Lesser GPL version numberChetan Pant2020-11-031-1/+1
| * | hw/mips: Fix Lesser GPL version numberChetan Pant2020-11-033-3/+3
| |/
* | hw/riscv: microchip_pfsoc: Hook the I2C1 controllerBin Meng2020-11-031-0/+1
* | hw/riscv: microchip_pfsoc: Correct DDR memory mapBin Meng2020-11-031-1/+4
* | hw/riscv: microchip_pfsoc: Map the reserved memory at address 0Bin Meng2020-11-031-0/+1
* | hw/riscv: microchip_pfsoc: Connect the SYSREG moduleBin Meng2020-11-031-0/+2
* | hw/misc: Add Microchip PolarFire SoC SYSREG module supportBin Meng2020-11-031-0/+39
* | hw/riscv: microchip_pfsoc: Connect the IOSCB moduleBin Meng2020-11-031-1/+3
* | hw/misc: Add Microchip PolarFire SoC IOSCB module supportBin Meng2020-11-031-0/+50
* | hw/riscv: microchip_pfsoc: Connect DDR memory controller modulesBin Meng2020-11-031-0/+5
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2026-02-20 03:29:46 +0100