summaryrefslogtreecommitdiffstats
path: root/include
Commit message (Expand)AuthorAgeFilesLines
* sifive: Use DECLARE_*CHECKER* macrosEduardo Habkost2020-09-186-11/+12
* sifive: Move QOM typedefs and add missing includesEduardo Habkost2020-09-186-12/+24
* sifive_u: Rename memmap enum constantsEduardo Habkost2020-09-181-17/+17
* sifive_e: Rename memmap enum constantsEduardo Habkost2020-09-181-19/+19
* Merge remote-tracking branch 'remotes/kraxel/tags/microvm-20200917-pull-reque...Peter Maydell2020-09-174-4/+39
|\
| * x86: move cpu hotplug from pc to x86Gerd Hoffmann2020-09-171-0/+10
| * x86: move acpi_dev from pc/microvmGerd Hoffmann2020-09-173-2/+1Star
| * x86: constify x86_machine_is_*_enabledGerd Hoffmann2020-09-171-2/+2
| * microvm/acpi: add minimal acpi supportGerd Hoffmann2020-09-171-0/+9
| * microvm: make virtio irq base runtime configurableGerd Hoffmann2020-09-171-1/+1
| * acpi: move acpi_dsdt_add_power_button() to gedGerd Hoffmann2020-09-171-0/+1
| * acpi: ged: add x86 device variant.Gerd Hoffmann2020-09-171-0/+4
| * acpi: ged: add control regsGerd Hoffmann2020-09-171-0/+12
* | Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull-request-2020-09-1...Peter Maydell2020-09-172-1/+2
|\ \
| * | osdep: file locking functions are not available on Win32Yonggang Luo2020-09-161-1/+1
| * | rcu: Implement drain_call_rcuMaxim Levitsky2020-09-161-0/+1
| |/
* | util: introduce qemu_open and qemu_create with error reportingDaniel P. Berrangé2020-09-161-0/+6
* | util: rename qemu_open() to qemu_open_old()Daniel P. Berrangé2020-09-161-1/+1
* | monitor: simplify functions for getting a dup'd fdset entryDaniel P. Berrangé2020-09-162-2/+2
|/
* virtio-gpu: make virtio_gpu_ops staticGerd Hoffmann2020-09-151-2/+1Star
* hw/arm/npcm7xx: add board setup stub for CPU and UART clocksHavard Skinnemoen2020-09-141-0/+1
* hw/ssi: NPCM7xx Flash Interface Unit device modelHavard Skinnemoen2020-09-142-0/+75
* hw/mem: Stubbed out NPCM7xx Memory Controller modelHavard Skinnemoen2020-09-142-0/+38
* hw/nvram: NPCM7xx OTP device modelHavard Skinnemoen2020-09-142-0/+82
* hw/arm: Add two NPCM7xx-based machinesHavard Skinnemoen2020-09-141-0/+19
* hw/arm: Add NPCM730 and NPCM750 SoC modelsHavard Skinnemoen2020-09-141-0/+85
* hw/timer: Add NPCM7xx Timer device modelHavard Skinnemoen2020-09-141-0/+78
* hw/misc: Add NPCM7xx Clock Controller device modelHavard Skinnemoen2020-09-141-0/+48
* hw/misc: Add NPCM7xx System Global Control Registers device modelHavard Skinnemoen2020-09-141-0/+43
* Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20200...Peter Maydell2020-09-1317-86/+319
|\
| * hw/riscv: Move sifive_test model to hw/miscBin Meng2020-09-101-0/+0
| * hw/riscv: Move sifive_uart model to hw/charBin Meng2020-09-101-0/+0
| * hw/riscv: Move riscv_htif model to hw/charBin Meng2020-09-101-0/+0
| * hw/riscv: Move sifive_plic model to hw/intcBin Meng2020-09-101-81/+0Star
| * hw/riscv: Move sifive_clint model to hw/intcBin Meng2020-09-101-0/+0
| * hw/riscv: Move sifive_gpio model to hw/gpioBin Meng2020-09-103-2/+2
| * hw/riscv: Move sifive_u_otp model to hw/miscBin Meng2020-09-102-1/+1
| * hw/riscv: Move sifive_u_prci model to hw/miscBin Meng2020-09-102-1/+1
| * hw/riscv: Move sifive_e_prci model to hw/miscBin Meng2020-09-101-0/+0
| * hw/riscv: sifive_u: Connect a DMA controllerBin Meng2020-09-101-0/+11
| * hw/riscv: clint: Avoid using hard-coded timebase frequencyBin Meng2020-09-101-1/+3
| * hw/riscv: microchip_pfsoc: Hook GPIO controllersBin Meng2020-09-101-0/+3
| * hw/riscv: microchip_pfsoc: Connect 2 Cadence GEMsBin Meng2020-09-101-0/+7
| * hw/net: cadence_gem: Add a new 'phy-addr' propertyBin Meng2020-09-101-0/+2
| * hw/riscv: microchip_pfsoc: Connect a DMA controllerBin Meng2020-09-101-0/+11
| * hw/dma: Add SiFive platform DMA controller emulationBin Meng2020-09-101-0/+57
| * hw/riscv: microchip_pfsoc: Connect a Cadence SDHCI controller and an SD cardBin Meng2020-09-101-0/+4
| * hw/sd: Add Cadence SDHCI emulationBin Meng2020-09-101-0/+47
| * hw/riscv: microchip_pfsoc: Connect 5 MMUARTsBin Meng2020-09-101-0/+20
| * hw/char: Add Microchip PolarFire SoC MMUART emulationBin Meng2020-09-101-0/+61
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2026-02-19 16:55:59 +0100