summaryrefslogtreecommitdiffstats
path: root/target-arm/cpu.h
Commit message (Expand)AuthorAgeFilesLines
* target-arm: c12_vbar -> vbar_el[]Edgar E. Iglesias2014-05-271-1/+1
* target-arm: Make esr_el1 an arrayEdgar E. Iglesias2014-05-271-1/+1
* target-arm: Make elr_el1 an arrayEdgar E. Iglesias2014-05-271-1/+1
* target-arm: Use a 1:1 mapping between EL and MMU indexEdgar E. Iglesias2014-05-271-4/+4
* target-arm: Implement CBAR for Cortex-A57Peter Maydell2014-04-171-0/+1
* target-arm: Implement AArch64 address translation operationsPeter Maydell2014-04-171-2/+1Star
* target-arm: Implement AArch64 view of CONTEXTIDRPeter Maydell2014-04-171-1/+1
* target-arm: Implement ARMv8 MVFR registersPeter Maydell2014-04-171-0/+1
* target-arm: Implement AArch64 SPSR_EL1Peter Maydell2014-04-171-1/+1
* target-arm: Implement SP_EL0, SP_EL1Peter Maydell2014-04-171-0/+2
* target-arm: Add AArch64 ELR_EL1 register.Peter Maydell2014-04-171-0/+2
* target-arm: Implement AArch64 views of fault status and data registersRob Herring2014-04-171-4/+3Star
* target-arm: Use dedicated CPU state fields for ARM946 access bit registersPeter Maydell2014-04-171-0/+2
* target-arm: A64: Implement DC ZVAPeter Maydell2014-04-171-1/+2
* target-arm: Fix VFP enables for AArch32 EL0 under AArch64 EL1Peter Maydell2014-04-171-1/+9
* target-arm: A64: Correctly fault FP/Neon if CPACR.FPEN setPeter Maydell2014-04-171-0/+9
* target-arm: Define exception record for AArch64 exceptionsPeter Maydell2014-04-171-0/+15
* target-arm: Implement AArch64 DAIF system registerPeter Maydell2014-04-171-1/+1
* target-arm: Split out private-to-target functions into internals.hPeter Maydell2014-04-171-20/+0Star
* cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber2014-03-131-3/+2Star
* cpu: Turn cpu_has_work() into a CPUClass hookAndreas Färber2014-03-131-6/+0Star
* target-arm: Implements the ARM PMCCNTR registerAlistair Francis2014-03-101-0/+4
* target-arm: Add support for AArch32 ARMv8 CRC32 instructionsWill Newton2014-02-261-0/+1
* target-arm: Add utility function for checking AA32/64 state of an ELPeter Maydell2014-02-261-0/+16
* target-arm: Implement AArch64 view of CPACRPeter Maydell2014-02-261-1/+1
* target-arm: Store AIF bits in env->pstate for AArch32Peter Maydell2014-02-261-3/+9
* target-arm: Get MMU index information correct for A64 codePeter Maydell2014-02-261-3/+8
* target-arm: Implement AArch64 dummy breakpoint and watchpoint registersPeter Maydell2014-02-261-0/+4
* target-arm: Implement AArch64 generic timersPeter Maydell2014-02-261-3/+3
* target-arm: Implement AArch64 TTBR*Peter Maydell2014-02-261-4/+2Star
* target-arm: Implement AArch64 VBAR_EL1Peter Maydell2014-02-261-1/+1
* target-arm: Implement AArch64 TCR_EL1Peter Maydell2014-02-261-1/+1
* target-arm: Implement AArch64 SCTLR_EL1Peter Maydell2014-02-261-1/+1
* target-arm: Implement AArch64 memory attribute registersPeter Maydell2014-02-261-0/+3
* target-arm: Implement AArch64 CurrentEL sysregPeter Maydell2014-02-261-1/+2
* target-arm: A64: Make cache ID registers visible to AArch64Peter Maydell2014-02-261-1/+1
* target-arm: Fix raw read and write functions on AArch64 registersPeter Maydell2014-02-261-0/+8
* target-arm: Drop success/fail return from cpreg read and write functionsPeter Maydell2014-02-201-11/+12
* target-arm: Split cpreg access checks out from read/write functionsPeter Maydell2014-02-201-4/+25
* target-arm: Remove unused ARMCPUState sr substructPeter Maydell2014-02-201-5/+0Star
* target-arm: Define names for SCTLR bitsPeter Maydell2014-02-201-0/+52
* target-arm: Move arm_rmode_to_sf to a shared location.Will Newton2014-01-311-0/+2
* arm: fix compile on bigendian hostAlexey Kardashevskiy2014-01-121-1/+1
* target-arm: Give the FPSCR rounding modes namesAlexander Graf2014-01-081-0/+9
* target-arm: Widen exclusive-access support struct fields to 64 bitsPeter Maydell2014-01-081-4/+4
* target-arm: Widen thread-local register state fields to 64 bitsPeter Maydell2014-01-071-3/+15
* target-arm: A64: Implement minimal set of EL0-visible sysregsPeter Maydell2014-01-071-1/+2
* target-arm: Remove ARMCPU/CPUARMState from cpregs APIs used by decoderPeter Maydell2014-01-071-3/+3
* target-arm: Update generic cpreg code for AArch64Peter Maydell2014-01-041-5/+73
* target-arm: A64: provide functions for accessing FPCR and FPSRPeter Maydell2013-12-171-0/+28
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-12 06:30:41 +0100