summaryrefslogtreecommitdiffstats
path: root/target-arm
Commit message (Expand)AuthorAgeFilesLines
* arm: add Cortex A7 CPU parametersAndrey Yurovsky2016-09-221-0/+46
* target-aarch64: Generate fences for aarch64Pranith Kumar2016-09-161-1/+26
* target-arm: Generate fences in ARMv7 frontendPranith Kumar2016-09-161-2/+2
* tcg: Merge GETPC and GETRARichard Henderson2016-09-161-3/+3
* arm: spelling fix: mismatchMichael Tokarev2016-09-131-1/+1
* target-arm: Fix lpae bit in FSR on an alignment faultSergey Sorokin2016-09-061-1/+1
* target-arm: Fix warn about implicit conversionPranith Kumar2016-08-121-1/+1
* Merge remote-tracking branch 'remotes/mst/tags/for_upstream' into stagingPeter Maydell2016-07-211-0/+11
|\
| * kvm-irqchip: i386: add hook for add/remove virqPeter Xu2016-07-211-0/+11
* | target-arm: Fix unreachable code in gicv3_class_name()Peter Maydell2016-07-191-2/+1Star
|/
* target-arm: Add missed AArch32 TLBI sytem registersSergey Sorokin2016-07-141-0/+139
* target-*: Clean up cpu.h header guardsMarkus Armbruster2016-07-121-2/+2
* Use #include "..." for our own headers, <...> for othersMarkus Armbruster2016-07-122-6/+6
* Fix confusing argument names in some common functionsSergey Sorokin2016-07-122-15/+20
* target-arm/arm-semi.c: In SYS_HEAPINFO use correct type for 'limit'Peter Maydell2016-07-071-1/+1
* target-arm/arm-semi.c: Fix SYS_HEAPINFO for 64-bit guestsPeter Maydell2016-07-041-21/+26
* Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell2016-06-291-2/+0Star
|\
| * target-*: Don't redefine cpu_exec()Peter Crosthwaite2016-06-291-2/+0Star
* | softfloat: Implement run-time-configurable meaning of signaling NaN bitAleksandar Markovic2016-06-242-27/+27
|/
* exec: [tcg] Track which vCPU is performing translation and executionLluĂ­s Vilanova2016-06-201-0/+1
* target-arm/monitor.c: Advertise emulated GICv3 in capabilitiesPeter Maydell2016-06-171-2/+1Star
* target-arm/machine.c: Allow user to request GICv3 emulationPeter Maydell2016-06-171-2/+1Star
* target-arm: Add mp-affinity property for ARM CPU classPavel Fedin2016-06-171-0/+1
* target-arm: Provide hook to tell GICv3 about changes of security statePeter Maydell2016-06-175-0/+57
* target-arm: Define new arm_is_el3_or_mon() functionPeter Maydell2016-06-171-2/+11
* os-posix: include sys/mman.hPaolo Bonzini2016-06-163-3/+0Star
* target-arm: Don't permit ARMv8-only Neon insns on ARMv7Peter Maydell2016-06-141-0/+28
* target-arm: Fix reset and migration of TTBCR(S)Peter Maydell2016-06-141-1/+4
* hw/arm/virt: Add PMU node for virt machineShannon Zhao2016-06-143-0/+54
* target-arm: kvm64: set guest PMUv3 feature bit if supportedShannon Zhao2016-06-142-0/+7
* virtio: move bi-endian target support to a single locationGreg Kurz2016-06-071-2/+0Star
* target-arm: Fix TTBR selecting logic on AArch32 Stage 2 translationSergey Sorokin2016-06-061-16/+22
* target-arm: Don't try to set ESR IL bit in arm_cpu_do_interrupt_aarch64()Peter Maydell2016-06-061-3/+0Star
* target-arm: Set IL bit in syndromes for insn abort, watchpoint, swstepPeter Maydell2016-06-061-3/+3
* target-arm: A64: Create Instruction Syndromes for Data AbortsEdgar E. Iglesias2016-06-065-30/+180
* target-arm: Add the HSTR_EL2 registerAlistair Francis2016-06-062-0/+8
* cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini2016-05-1910-2/+9
* hw: explicitly include qemu/log.hPaolo Bonzini2016-05-193-0/+3
* arm: move arm_log_exception into .c filePaolo Bonzini2016-05-192-15/+15
* qemu-common: push cpu.h inclusion out of qemu-common.hPaolo Bonzini2016-05-196-2/+7
* hw: move CPU state serialization to migration/cpu.hPaolo Bonzini2016-05-191-0/+1
* target-arm: make cpu-qom.h not target specificPaolo Bonzini2016-05-192-178/+179
* cpu: make cpu-qom.h only include-able from cpu.hPaolo Bonzini2016-05-191-1/+0Star
* tcg: Allow goto_tb to any target PC in user modeSergey Fedorov2016-05-132-6/+14
* tcg: Clean up direct block chaining safety checksSergey Fedorov2016-05-131-1/+2
* tb: consistently use uint32_t for tb->flagsEmilio G. Cota2016-05-131-1/+1
* target-arm: Avoid unnecessary TLB flush on TCR_EL2, TCR_EL3 writesPeter Maydell2016-05-121-4/+8
* ARM: Factor out ARM on/off PSCI control functionsJean-Christophe DUBOIS2016-05-124-63/+307
* target-arm/translate-a64.c: Unify some of the ldst_reg decodingEdgar E. Iglesias2016-05-121-18/+23
* target-arm/translate-a64.c: Use extract32 in disas_ldst_reg_imm9Edgar E. Iglesias2016-05-121-2/+2