summaryrefslogtreecommitdiffstats
path: root/target-xtensa/helper.c
Commit message (Expand)AuthorAgeFilesLines
* xtensa: Clean up includesPeter Maydell2016-01-291-0/+1
* xtensa: avoid "naked" qemu_logPaolo Bonzini2015-12-171-2/+2
* target-xtensa: use CPU_LOG_MMU for MMU event loggingMax Filippov2015-10-211-4/+4
* target-xtensa: fix gdb register map constructionMax Filippov2015-07-061-0/+14
* target-xtensa: Use cpu_exec_interrupt qom hookRichard Henderson2014-09-251-0/+10
* cpu-exec: Make debug_excp_handler a QOM CPU methodPeter Maydell2014-09-121-2/+3
* cpu-exec: Change cpu_resume_from_signal() argument to CPUStateAndreas Färber2014-03-131-1/+1
* cpu: Move watchpoint fields from CPU_COMMON to CPUStateAndreas Färber2014-03-131-3/+5
* cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber2014-03-131-9/+11
* target-xtensa: Clean up ENV_GET_CPU() usageAndreas Färber2014-03-131-1/+1
* exec: Make ldl_*_phys input an AddressSpaceEdgar E. Iglesias2014-02-111-1/+2
* cpu: Introduce CPUState::gdb_num_regs and CPUClass::gdb_num_core_regsAndreas Färber2013-07-261-0/+8
* target-xtensa: Introduce XtensaCPU subclassesAndreas Färber2013-07-261-11/+21
* cpu: Turn cpu_get_phys_page_debug() into a CPUClass hookAndreas Färber2013-07-231-3/+4
* cpu: Replace do_interrupt() by CPUClass::do_interrupt methodAndreas Färber2013-03-121-1/+4
* target-xtensa: Move TCG initialization to XtensaCPU initfnAndreas Färber2013-02-161-13/+1Star
* target-xtensa: Introduce QOM realizefn for XtensaCPUAndreas Färber2013-02-161-1/+3
* misc: move include files to include/qemu/Paolo Bonzini2012-12-191-1/+1
* exec: move include files to include/exec/Paolo Bonzini2012-12-191-2/+2
* target-xtensa: fix ITLB/DTLB page protection flagsMax Filippov2012-12-151-1/+2
* target-xtensa: implement CACHEATTR SRMax Filippov2012-12-081-1/+20
* target-xtensa: implement ATOMCTL SRMax Filippov2012-12-081-14/+42
* Rename target_phys_addr_t to hwaddrAvi Kivity2012-10-231-1/+1
* target-xtensa: drop usage of prev_debug_excp_handlerIgor Mammedov2012-06-251-7/+1Star
* target-xtensa: control page table lookup explicitlyMax Filippov2012-06-091-5/+5
* target-xtensa: update autorefill TLB entries conditionallyMax Filippov2012-06-091-24/+32
* target-xtensa: update EXCVADDR in case of page table lookupMax Filippov2012-06-091-0/+1
* Kill off cpu_state_reset()Andreas Färber2012-06-041-5/+0Star
* target-xtensa: Let cpu_xtensa_init() return XtensaCPUAndreas Färber2012-06-041-2/+2
* target-xtensa: Start QOM'ifying CPU initAndreas Färber2012-04-141-1/+0Star
* target-xtensa: QOM'ify CPU resetAndreas Färber2012-04-141-13/+2Star
* target-xtensa: QOM'ify CPUAndreas Färber2012-04-141-1/+3
* target-xtensa: Don't overuse CPUStateAndreas Färber2012-03-141-20/+20
* Rename cpu_reset() to cpu_state_reset()Andreas Färber2012-03-141-1/+1
* Merge branch 'upstream' of git://qemu.weilnetz.de/qemuBlue Swirl2012-03-031-1/+0Star
|\
| * target-xtensa: Clean includesStefan Weil2012-02-281-1/+0Star
* | target-xtensa: add DBREAK data breakpointsMax Filippov2012-02-201-0/+41
* | target-xtensa: implement instruction breakpointsMax Filippov2012-02-181-0/+2
* | target-xtensa: implement info tlb monitor commandMax Filippov2012-02-171-0/+67
|/
* target-xtensa: fix MMUv3 initializationMax Filippov2011-11-261-1/+1
* target-xtensa: extract core configuration from overlayMax Filippov2011-10-161-13/+14
* target-xtensa: remove hand-written xtensa cores implementationsMax Filippov2011-10-161-224/+2Star
* target-xtensa: add dc232b core and boardMax Filippov2011-09-101-0/+168
* target-xtensa: implement memory protection optionsMax Filippov2011-09-101-1/+339
* target-xtensa: add gdb supportMax Filippov2011-09-101-0/+11
* target-xtensa: implement relocatable vectorsMax Filippov2011-09-101-2/+16
* target-xtensa: implement interrupt optionMax Filippov2011-09-101-1/+97
* target-xtensa: implement unaligned exception optionMax Filippov2011-09-101-1/+3
* target-xtensa: implement extended L32RMax Filippov2011-09-101-0/+1
* target-xtensa: implement windowed registersMax Filippov2011-09-101-0/+1
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-22 16:59:11 +0100