summaryrefslogtreecommitdiffstats
path: root/target/arm/helper-a64.c
Commit message (Expand)AuthorAgeFilesLines
* tcg: Fix helper function vs host abi for float16Richard Henderson2018-05-311-17/+18
* target/arm: Honour FPCR.FZ in FRECPXPeter Maydell2018-05-311-0/+6
* target/arm: Remove floatX_maybe_silence_nan from conversionsRichard Henderson2018-05-181-1/+0Star
* target/arm: Use floatX_silence_nan when we have already checked for SNaNRichard Henderson2018-05-181-3/+3
* target/arm: Implement FCMP for fp16Alex Bennée2018-05-151-0/+10
* target/arm: Implement CAS and CASPRichard Henderson2018-05-101-0/+43
* arm/translate-a64: add FP16 FSQRT to simd_two_reg_misc_fp16Alex Bennée2018-03-011-0/+13
* arm/translate-a64: add FP16 FRCPX to simd_two_reg_misc_fp16Alex Bennée2018-03-011-0/+29
* arm/translate-a64: add FCVTxx to simd_two_reg_misc_fp16Alex Bennée2018-03-011-0/+32
* arm/translate-a64: add FP16 FPRINTx to simd_two_reg_misc_fp16Alex Bennée2018-03-011-0/+22
* arm/translate-a64: add FP16 x2 ops for simd_indexedAlex Bennée2018-03-011-1/+45
* arm/translate-a64: add FP16 FR[ECP/SQRT]S to simd_three_reg_same_fp16Alex Bennée2018-03-011-0/+34
* arm/translate-a64: add FP16 FMULA/X/S to simd_three_reg_same_fp16Alex Bennée2018-03-011-0/+24
* arm/translate-a64: add FP16 F[A]C[EQ/GE/GT] to simd_three_reg_same_fp16Alex Bennée2018-03-011-0/+49
* arm/translate-a64: add FP16 FADD/FABD/FSUB/FMUL/FDIV to simd_three_reg_same_fp16Alex Bennée2018-03-011-0/+4
* arm/translate-a64: implement half-precision F(MIN|MAX)(V|NMV)Alex Bennée2018-03-011-0/+18
* target/*/cpu.h: remove softfloat.hAlex Bennée2018-02-211-0/+1
* target/arm: Add aa{32, 64}_vfp_{dreg, qreg} helpersRichard Henderson2018-01-251-2/+3
* target/arm: Fix stlxp for aarch64_beMichael Weiser2018-01-111-2/+5
* target/arm: Fix GETPC usage in do_paired_cmpxchg64_l/beRichard Henderson2017-11-151-8/+6Star
* target/arm: Use helper_retaddr in stxp helpersRichard Henderson2017-11-151-0/+6
* target/arm: check CF_PARALLEL instead of parallel_cpusEmilio G. Cota2017-10-241-6/+32
* target-arm: Use clrsb helperRichard Henderson2017-01-101-10/+0Star
* target-arm: Use clz opcodeRichard Henderson2017-01-101-10/+0Star
* Move target-* CPU file into a target/ folderThomas Huth2016-12-201-0/+559
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-21 09:42:50 +0100