summaryrefslogtreecommitdiffstats
path: root/target/arm/helper.c
Commit message (Expand)AuthorAgeFilesLines
* target/arm: Rename sve_zcr_len_for_el to sve_vqm1_for_elRichard Henderson2022-06-081-6/+6
* target/arm: Use uint32_t instead of bitmap for sve vq'sRichard Henderson2022-06-081-7/+2Star
* target/arm: Merge aarch64_sve_zcr_get_valid_len into callerRichard Henderson2022-06-081-19/+11Star
* target/arm: Hoist arm_is_el2_enabled check in sve_exception_elRichard Henderson2022-06-081-8/+5Star
* target/arm: Use el_is_in_host for sve_exception_elRichard Henderson2022-06-081-3/+2Star
* target/arm: Use el_is_in_host for sve_zcr_len_for_elRichard Henderson2022-06-081-2/+1Star
* target/arm: Add el_is_in_hostRichard Henderson2022-06-081-0/+28
* target/arm: Remove fp checks from sve_exception_elRichard Henderson2022-06-081-39/+19Star
* target/arm: Remove route_to_el2 check from sve_exception_elRichard Henderson2022-06-081-2/+1Star
* target/arm: Rename TBFLAG_A64 ZCR_LEN to VLRichard Henderson2022-06-081-1/+1
* target/arm: Move stage_1_mmu_idx, arm_stage1_mmu_idx to ptw.cRichard Henderson2022-06-081-32/+0Star
* target/arm: Move arm_cpu_get_phys_page_attrs_debug to ptw.cRichard Henderson2022-06-081-26/+0Star
* target/arm: Move regime_translation_disabled to ptw.cRichard Henderson2022-06-081-47/+0Star
* target/arm: Move regime_ttbr to ptw.cRichard Henderson2022-06-081-16/+0Star
* target/arm: Move regime_is_user to ptw.cRichard Henderson2022-06-081-24/+0Star
* target/arm: Move ap_to_tw_prot etc to ptw.cRichard Henderson2022-06-081-77/+0Star
* target/arm: Move aa32_va_parameters to ptw.cRichard Henderson2022-06-081-64/+0Star
* target/arm: Move check_s2_mmu_setup to ptw.cRichard Henderson2022-06-081-70/+0Star
* target/arm: Move get_S1prot, get_S2prot to ptw.cRichard Henderson2022-06-081-128/+0Star
* target/arm: Move arm_pamax, pamax_map into ptw.cRichard Henderson2022-06-081-25/+0Star
* target/arm: Move {arm_s1_, }regime_using_lpae_format to tlb_helper.cRichard Henderson2022-06-081-24/+0Star
* target/arm: Move arm_{ldl,ldq}_ptw to ptw.cRichard Henderson2022-06-081-141/+0Star
* target/arm: Move get_phys_addr_lpae to ptw.cRichard Henderson2022-06-081-408/+8Star
* target/arm: Move combine_cacheattrs and subroutines to ptw.cRichard Henderson2022-06-081-218/+0Star
* target/arm: Move get_level1_table_address to ptw.cRichard Henderson2022-06-081-25/+1Star
* target/arm: Move m_is_{ppb,system}_region to ptw.cRichard Henderson2022-06-081-15/+0Star
* target/arm: Move v8m_security_lookup to ptw.cRichard Henderson2022-06-081-123/+0Star
* target/arm: Move pmsav7_use_background_region to ptw.cRichard Henderson2022-06-081-19/+0Star
* target/arm: Move pmsav8_mpu_lookup to ptw.cRichard Henderson2022-06-081-136/+0Star
* target/arm: Move get_phys_addr_pmsav8 to ptw.cRichard Henderson2022-06-081-75/+0Star
* target/arm: Move get_phys_addr_pmsav7 to ptw.cRichard Henderson2022-06-081-191/+3Star
* target/arm: Move get_phys_addr_pmsav7_default to ptw.cRichard Henderson2022-06-081-41/+0Star
* target/arm: Move get_phys_addr_pmsav5 to ptw.cRichard Henderson2022-06-081-85/+0Star
* target/arm: Move get_phys_addr_v6 to ptw.cRichard Henderson2022-06-081-160/+1Star
* target/arm: Move get_phys_addr_v5 to ptw.cRichard Henderson2022-06-081-130/+7Star
* target/arm: Move get_phys_addr to ptw.cRichard Henderson2022-06-081-307/+37Star
* target/arm: Move stage_1_mmu_idx decl to internals.hRichard Henderson2022-06-081-3/+2Star
* Fix 'writeable' typosPeter Maydell2022-06-081-2/+2
* target/arm: Implement FEAT_DoubleFaultPeter Maydell2022-06-081-0/+36
* target/arm: Use FIELD definitions for CPACR, CPTR_ELxRichard Henderson2022-05-191-27/+27
* target/arm: Enable FEAT_HCX for -cpu maxRichard Henderson2022-05-191-0/+50
* target/arm: Fix PAuth keys access checks for disabled SEL2Florian Lugou2022-05-191-1/+1
* target/arm: Make number of counters in PMCR follow the CPUPeter Maydell2022-05-191-11/+14
* target/arm/helper.c: Delete stray obsolete commentPeter Maydell2022-05-191-1/+0Star
* Fix aarch64 debug register names.Chris Howard2022-05-191-4/+12
* target/arm: Implement FEAT_S2FWBPeter Maydell2022-05-191-3/+81
* target/arm: Factor out FWB=0 specific part of combine_cacheattrs()Peter Maydell2022-05-191-38/+50
* target/arm: Postpone interpretation of stage 2 descriptor attribute bitsPeter Maydell2022-05-191-6/+36
* target/arm: Enable FEAT_CSV2_2 for -cpu maxRichard Henderson2022-05-091-1/+60
* target/arm: Implement virtual SError exceptionsRichard Henderson2022-05-091-1/+39
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-21 07:12:58 +0100