summaryrefslogtreecommitdiffstats
path: root/target/arm/mve.decode
Commit message (Expand)AuthorAgeFilesLines
* target/arm: Implement MVE VRINT insnsPeter Maydell2021-09-011-0/+7
* target/arm: Implement MVE VCVT between single and half precisionPeter Maydell2021-09-011-0/+8
* target/arm: Implement MVE VCVT with specified rounding modePeter Maydell2021-09-011-0/+10
* target/arm: Implement MVE VCVT between fp and integerPeter Maydell2021-09-011-0/+7
* target/arm: Implement MVE VCVT between floating and fixed pointPeter Maydell2021-09-011-0/+19
* target/arm: Implement MVE fp scalar comparisonsPeter Maydell2021-09-011-12/+49
* target/arm: Implement MVE fp vector comparisonsPeter Maydell2021-09-011-6/+33
* target/arm: Implement MVE FP max/min across vectorPeter Maydell2021-09-011-6/+26
* target/arm: Implement MVE fp-with-scalar VFMA, VFMASPeter Maydell2021-09-011-3/+11
* target/arm: Implement MVE scalar fp insnsPeter Maydell2021-09-011-6/+21
* target/arm: Implement MVE VMAXNMA and VMINNMAPeter Maydell2021-09-011-0/+11
* target/arm: Implement MVE VCMUL and VCMLAPeter Maydell2021-09-011-8/+27
* target/arm: Implement MVE VFMA and VFMSPeter Maydell2021-09-011-0/+3
* target/arm: Implement MVE VCADDPeter Maydell2021-09-011-0/+8
* target/arm: Implement MVE VSUB, VMUL, VABD, VMAXNM, VMINNMPeter Maydell2021-09-011-0/+6
* target/arm: Implement MVE VADD (floating-point)Peter Maydell2021-09-011-0/+10
* target/arm: Implement MVE interleaving loads/storesPeter Maydell2021-08-251-0/+11
* target/arm: Implement MVE scatter-gather immediate formsPeter Maydell2021-08-251-0/+10
* target/arm: Implement MVE scatter-gather insnsPeter Maydell2021-08-251-0/+12
* target/arm: Implement MVE VPNOTPeter Maydell2021-08-251-0/+1
* target/arm: Implement MVE VMOV to/from 2 general-purpose registersPeter Maydell2021-08-251-0/+4
* target/arm: Implement MVE VMAXA, VMINAPeter Maydell2021-08-251-0/+4
* target/arm: Implement MVE VQABS, VQNEGPeter Maydell2021-08-251-0/+3
* target/arm: Implement MVE saturating doubling multiply accumulatesPeter Maydell2021-08-251-0/+5
* target/arm: Implement MVE VMLAPeter Maydell2021-08-251-0/+1
* target/arm: Implement MVE VMLADAV and VMLSLDAVPeter Maydell2021-08-251-5/+28
* target/arm: Implement MVE narrowing movesPeter Maydell2021-08-251-0/+12
* target/arm: Implement MVE VABAVPeter Maydell2021-08-251-0/+6
* target/arm: Implement MVE integer min/max across vectorPeter Maydell2021-08-251-2/+16
* target/arm: Move 'x' and 'a' bit definitions into vmlaldav formatsPeter Maydell2021-08-251-8/+8
* target/arm: Implement MVE shift-by-scalarPeter Maydell2021-08-251-3/+20
* target/arm: Implement MVE VMLASPeter Maydell2021-08-251-0/+3
* target/arm: Implement MVE VPSELPeter Maydell2021-08-251-2/+5
* target/arm: Implement MVE integer vector-vs-scalar comparisonsPeter Maydell2021-08-251-3/+15
* target/arm: Implement MVE integer vector comparisonsPeter Maydell2021-08-251-1/+17
* target/arm: Implement MVE incrementing/decrementing dup insnsPeter Maydell2021-08-251-0/+25
* target/arm: Implement MVE VMULL (polynomial)Peter Maydell2021-08-251-4/+10
* target/arm: Note that we handle VMOVL as a special case of VSHLLPeter Maydell2021-08-251-0/+2
* target/arm: Implement MVE VADDLVPeter Maydell2021-07-021-1/+5
* target/arm: Implement MVE VSHLCPeter Maydell2021-07-021-0/+2
* target/arm: Implement MVE saturating narrowing shiftsPeter Maydell2021-07-021-0/+28
* target/arm: Implement MVE VSHRN, VRSHRNPeter Maydell2021-07-021-0/+11
* target/arm: Implement MVE VSRI, VSLIPeter Maydell2021-07-021-0/+9
* target/arm: Implement MVE VSHLLPeter Maydell2021-07-021-4/+49
* target/arm: Implement MVE vector shift right by immediate insnsPeter Maydell2021-07-021-0/+28
* target/arm: Implement MVE vector shift left by immediate insnsPeter Maydell2021-07-021-0/+23
* target/arm: Implement MVE logical immediate insnsPeter Maydell2021-07-021-0/+17
* target/arm: Implement MVE VADDVPeter Maydell2021-06-241-0/+2
* target/arm: Implement MVE VHCADDPeter Maydell2021-06-241-2/+6
* target/arm: Implement MVE VCADDPeter Maydell2021-06-241-2/+7
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-12 08:31:39 +0100