summaryrefslogtreecommitdiffstats
path: root/target/arm/translate-a64.c
Commit message (Expand)AuthorAgeFilesLines
* target/arm: Move vfp_expand_imm() to translate.[ch]Peter Maydell2019-06-171-32/+0Star
* target/arm: Use tcg_gen_gvec_bitselRichard Henderson2019-06-131-3/+12
* target/arm: Use env_cpu, env_archcpuRichard Henderson2019-06-101-1/+1
* tcg: Create struct CPUTLBRichard Henderson2019-06-101-1/+1
* semihosting: move semihosting configuration into its own directoryAlex Bennée2019-05-281-1/+1
* target/arm: Simplify BFXIL expansionRichard Henderson2019-05-231-3/+3
* target/arm: Use extract2 for EXTRRichard Henderson2019-05-231-16/+18
* target/arm: Use tcg_gen_abs_i64 and tcg_gen_gvec_absRichard Henderson2019-05-141-36/+5Star
* qom/cpu: Simplify how CPUClass:cpu_dump_state() printsMarkus Armbruster2019-04-181-41/+41
* target/arm: Fix non-parallel expansion of CASPRichard Henderson2019-03-251-1/+1
* target/arm: Implement ARMv8.5-FRINTRichard Henderson2019-03-051-5/+66
* target/arm: Restructure handle_fp_1src_{single, double}Richard Henderson2019-03-051-41/+49
* target/arm: Implement ARMv8.5-CondMRichard Henderson2019-03-051-0/+58
* target/arm: Implement ARMv8.4-CondMRichard Henderson2019-03-051-1/+98
* target/arm: Rearrange disas_data_proc_regRichard Henderson2019-03-051-41/+57
* target/arm: Add set/clear_pstate_bits, share gen_ss_advanceRichard Henderson2019-03-051-11/+0Star
* target/arm: Split helper_msr_i_pstate into 3Richard Henderson2019-03-051-13/+22
* target/arm: Implement ARMv8.0-SBRichard Henderson2019-03-051-0/+14
* target/arm: Implement FMLAL and FMLSL for aarch64Richard Henderson2019-02-281-1/+48
* target/arm: Implement ARMv8.3-JSConvRichard Henderson2019-02-211-0/+26
* target/arm: Restructure disas_fp_int_convRichard Henderson2019-02-211-43/+47
* target/arm: Use vector operations for saturationRichard Henderson2019-02-151-20/+16Star
* target/arm: Use vector minmax expanders for aarch64Richard Henderson2019-02-151-21/+14Star
* target/arm: Rely on optimization within tcg_gen_gvec_orRichard Henderson2019-02-151-5/+1Star
* target/arm: Clean TBI for data operations in the translatorRichard Henderson2019-02-051-101/+116
* target/arm: Add TBFLAG_A64_TBID, split out gen_top_byte_ignoreRichard Henderson2019-02-051-35/+35
* target/arm: Set btype for indirect branchesRichard Henderson2019-02-051-1/+36
* target/arm: Reset btype for direct branchesRichard Henderson2019-02-051-0/+6
* target/arm: Default handling of BTYPE during translationRichard Henderson2019-02-051-0/+139
* target/arm: Add BT and BTYPE to tb->flagsRichard Henderson2019-02-051-0/+2
* target/arm: Add PSTATE.BTYPERichard Henderson2019-02-051-0/+3
* target/arm: fix decoding of B{,L}RA{A,B}Remi Denis-Courmont2019-02-011-1/+1
* target/arm/translate-a64: Fix mishandling of size in FCMLA decodePeter Maydell2019-02-011-1/+1
* target/arm/translate-a64: Fix FCMLA decoding errorPeter Maydell2019-02-011-1/+1
* target/arm/translate-a64: Don't underdecode SDOT and UDOTPeter Maydell2019-02-011-1/+1
* target/arm/translate-a64: Don't underdecode FP insnsPeter Maydell2019-02-011-1/+21
* target/arm/translate-a64: Don't underdecode add/sub extended registerPeter Maydell2019-02-011-1/+2
* target/arm/translate-a64: Don't underdecode SIMD ld/st singlePeter Maydell2019-02-011-1/+10
* target/arm/translate-a64: Don't underdecode SIMD ld/st multiplePeter Maydell2019-02-011-1/+6
* target/arm/translate-a64: Don't underdecode PRFMPeter Maydell2019-02-011-1/+1
* target/arm/translate-a64: Don't underdecode system instructionsPeter Maydell2019-02-011-1/+5
* target/arm: Tidy TBI handling in gen_a64_set_pcRichard Henderson2019-01-211-43/+23Star
* target/arm: Merge TBFLAG_AA_TB{0, 1} to TBIIRichard Henderson2019-01-211-6/+7
* target/arm: Decode Load/store register (pac)Richard Henderson2019-01-211-0/+61
* target/arm: Decode PAuth within disas_uncond_b_regRichard Henderson2019-01-211-1/+81
* target/arm: Rearrange decode in disas_uncond_b_regRichard Henderson2019-01-211-11/+36
* target/arm: Add new_pc argument to helper_exception_returnRichard Henderson2019-01-211-1/+6
* target/arm: Decode PAuth within disas_data_proc_2srcRichard Henderson2019-01-211-0/+8
* target/arm: Decode PAuth within disas_data_proc_1srcRichard Henderson2019-01-211-0/+146
* target/arm: Rearrange decode in disas_data_proc_1srcRichard Henderson2019-01-211-9/+22