summaryrefslogtreecommitdiffstats
path: root/target/arm
Commit message (Expand)AuthorAgeFilesLines
* target/arm: Use FIELD definitions for CPACR, CPTR_ELxRichard Henderson2022-05-193-35/+74
* target/arm: Enable FEAT_HCX for -cpu maxRichard Henderson2022-05-193-0/+71
* target/arm: Fix PAuth keys access checks for disabled SEL2Florian Lugou2022-05-191-1/+1
* target/arm: Make number of counters in PMCR follow the CPUPeter Maydell2022-05-196-12/+47
* target/arm/helper.c: Delete stray obsolete commentPeter Maydell2022-05-191-1/+0Star
* Fix aarch64 debug register names.Chris Howard2022-05-191-4/+12
* hw/intc/arm_gicv3: Use correct number of priority bits for the CPUPeter Maydell2022-05-192-0/+7
* target/arm: Drop unsupported_encoding() macroPeter Maydell2022-05-192-13/+4Star
* target/arm: Implement FEAT_IDSTPeter Maydell2022-05-195-2/+65
* target/arm: Enable FEAT_S2FWB for -cpu maxPeter Maydell2022-05-191-0/+11
* target/arm: Implement FEAT_S2FWBPeter Maydell2022-05-192-3/+86
* target/arm: Factor out FWB=0 specific part of combine_cacheattrs()Peter Maydell2022-05-191-38/+50
* target/arm: Postpone interpretation of stage 2 descriptor attribute bitsPeter Maydell2022-05-192-7/+42
* Normalize header guard symbol definitionMarkus Armbruster2022-05-111-1/+1
* Clean up header guards that don't match their file nameMarkus Armbruster2022-05-112-5/+5
* Merge tag 'pull-target-arm-20220509' of https://git.linaro.org/people/pmaydel...Richard Henderson2022-05-0914-487/+933
|\
| * target/arm: Define neoverse-n1Richard Henderson2022-05-091-0/+66
| * target/arm: Define cortex-a76Richard Henderson2022-05-091-0/+66
| * target/arm: Enable FEAT_DGH for -cpu maxRichard Henderson2022-05-092-0/+2
| * target/arm: Enable FEAT_CSV3 for -cpu maxRichard Henderson2022-05-092-0/+2
| * target/arm: Enable FEAT_CSV2_2 for -cpu maxRichard Henderson2022-05-094-2/+83
| * target/arm: Enable FEAT_CSV2 for -cpu maxRichard Henderson2022-05-092-0/+2
| * target/arm: Enable FEAT_IESB for -cpu maxRichard Henderson2022-05-091-0/+1
| * target/arm: Enable FEAT_RAS for -cpu maxRichard Henderson2022-05-092-0/+2
| * target/arm: Implement ESB instructionRichard Henderson2022-05-096-15/+103
| * target/arm: Implement virtual SError exceptionsRichard Henderson2022-05-095-2/+91
| * target/arm: Enable SCR and HCR bits for RASRichard Henderson2022-05-091-0/+9
| * target/arm: Add minimal RAS registersRichard Henderson2022-05-092-0/+89
| * target/arm: Enable FEAT_Debugv8p4 for -cpu maxRichard Henderson2022-05-092-3/+3
| * target/arm: Enable FEAT_Debugv8p2 for -cpu maxRichard Henderson2022-05-093-0/+4
| * target/arm: Use field names for manipulating EL2 and EL3 modesRichard Henderson2022-05-091-9/+13
| * target/arm: Annotate arm_max_initfn with FEAT identifiersRichard Henderson2022-05-092-74/+74
| * target/arm: Split out aa32_max_featuresRichard Henderson2022-05-093-101/+65Star
| * target/arm: Set ID_DFR0.PerfMon for qemu-system-arm -cpu maxRichard Henderson2022-05-091-0/+4
| * target/arm: Update qemu-system-arm -cpu max to cortex-a57Richard Henderson2022-05-091-60/+93
| * target/arm: Move cortex impdef sysregs to cpu_tcg.cRichard Henderson2022-05-093-60/+69
| * target/arm: Adjust definition of CONTEXTIDR_EL2Richard Henderson2022-05-091-4/+11
| * target/arm: Merge zcr reginfoRichard Henderson2022-05-091-38/+17Star
| * target/arm: Drop EL3 no EL2 fallbacksRichard Henderson2022-05-091-145/+13Star
| * target/arm: Handle cpreg registration for missing ELRichard Henderson2022-05-092-56/+133
* | disas: Remove old libopcode arm disassemblerThomas Huth2022-05-091-8/+0Star
|/
* target/arm: read access to performance counters from EL0Alex Zuepke2022-05-051-2/+2
* target/arm: Add isar_feature_{aa64,any}_rasRichard Henderson2022-05-051-0/+10
* target/arm: Add isar predicates for FEAT_Debugv8p2Richard Henderson2022-05-051-0/+15
* target/arm: Remove HOST_BIG_ENDIAN ifdef in add_cpreg_to_hashtableRichard Henderson2022-05-051-6/+3Star
* target/arm: Reformat comments in add_cpreg_to_hashtableRichard Henderson2022-05-051-9/+15
* target/arm: Perform override check early in add_cpreg_to_hashtableRichard Henderson2022-05-051-14/+8Star
* target/arm: Hoist isbanked computation in add_cpreg_to_hashtableRichard Henderson2022-05-051-2/+4
* target/arm: Use bool for is64 and ns in add_cpreg_to_hashtableRichard Henderson2022-05-051-2/+2
* target/arm: Consolidate cpreg updates in add_cpreg_to_hashtableRichard Henderson2022-05-051-16/+12Star
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-27 15:29:56 +0100