summaryrefslogtreecommitdiffstats
path: root/target/arm
Commit message (Expand)AuthorAgeFilesLines
* bitops.h: Provide hswap32(), hswap64(), wswap64() swapping operationsPeter Maydell2021-06-161-20/+0Star
* target/arm: Move expand_pred_b() data to vec_helper.cPeter Maydell2021-06-163-99/+109
* target/arm: Add framework for MVE decodePeter Maydell2021-06-165-0/+53
* target/arm: Implement MVE LETP insnPeter Maydell2021-06-162-9/+97
* target/arm: Implement MVE DLSTPPeter Maydell2021-06-162-5/+27
* target/arm: Implement MVE WLSTP insnPeter Maydell2021-06-162-3/+42
* target/arm: Implement MVE LCTPPeter Maydell2021-06-162-0/+26
* target/arm: Let vfp_access_check() handle late NOCP checksPeter Maydell2021-06-161-5/+15
* target/arm: Add handling for PSR.ECI/ICIPeter Maydell2021-06-165-5/+133
* target/arm: Handle VPR semantics in existing codePeter Maydell2021-06-163-11/+57
* target/arm: Enable FPSCR.QC bit for MVEPeter Maydell2021-06-162-10/+23
* target/arm: Provide and use H8 and H1_8 macrosPeter Maydell2021-06-163-137/+143
* target/arm: Fix mte page crossing testRichard Henderson2021-06-161-1/+1
* target/arm: Diagnose UNALLOCATED in disas_simd_three_reg_same_fp16Richard Henderson2021-06-151-30/+48
* target/arm: Remove fprintf from disas_simd_mod_immRichard Henderson2021-06-151-1/+0Star
* target/arm: Diagnose UNALLOCATED in disas_simd_two_reg_misc_fp16Richard Henderson2021-06-151-2/+2
* target/arm: Enable BFloat16 extensionsRichard Henderson2021-06-033-0/+7
* target/arm: Implement bfloat widening fma (indexed)Richard Henderson2021-06-037-1/+82
* target/arm: Implement bfloat widening fma (vector)Richard Henderson2021-06-037-4/+73
* target/arm: Implement bfloat16 matrix multiply accumulateRichard Henderson2021-06-037-3/+81
* target/arm: Implement bfloat16 dot product (indexed)Richard Henderson2021-06-037-9/+80
* target/arm: Implement bfloat16 dot product (vector)Richard Henderson2021-06-037-0/+89
* target/arm: Implement vector float32 to bfloat16 conversionRichard Henderson2021-06-039-0/+95
* target/arm: Implement scalar float32 to bfloat16 conversionRichard Henderson2021-06-035-0/+51
* target/arm: Unify unallocated path in disas_fp_1srcRichard Henderson2021-06-031-9/+6Star
* target/arm: Add isar_feature_{aa32, aa64, aa64_sve}_bf16Richard Henderson2021-06-031-0/+15
* target/arm: use raise_exception_ra for stack limit exceptionJamie Iles2021-06-032-10/+4Star
* target/arm: use raise_exception_ra for MTE check failureJamie Iles2021-06-031-9/+3Star
* target/arm: fold do_raise_exception into raise_exceptionJamie Iles2021-06-031-10/+2Star
* target/arm: fix missing exception classJamie Iles2021-06-031-2/+9
* target/arm: Mark LDS{MIN,MAX} as signed operationsRichard Henderson2021-06-031-3/+10
* target/arm: Allow board models to specify initial NS VTORPeter Maydell2021-06-032-0/+12
* target/arm: Make FPSCR.LTPSIZE writable for MVEPeter Maydell2021-06-033-4/+9
* target/arm: Implement M-profile VPR registerPeter Maydell2021-06-033-0/+63
* target/arm: Fix return values in fp_sysreg_checks()Peter Maydell2021-06-031-3/+3
* target/arm: Add MVE check to VMOV_reg_sp and VMOV_reg_dpPeter Maydell2021-06-031-2/+13
* target/arm: Move fpsp/fpdp isar check into callers of do_vfp_2op_sp/dpPeter Maydell2021-06-031-18/+19
* target/arm: Update feature checks for insns which are "MVE or FP"Peter Maydell2021-06-031-19/+29
* target/arm: Add isar feature check functions for MVEPeter Maydell2021-06-031-0/+22
* docs: fix references to docs/devel/tracing.rstStefano Garzarella2021-06-021-1/+1
* hw/core: Constify TCGCPUOpsRichard Henderson2021-05-272-2/+2
* cpu: Move CPUClass::get_phys_page_debug to SysemuCPUOpsPhilippe Mathieu-Daudé2021-05-271-1/+1
* cpu: Move CPUClass::asidx_from_attrs to SysemuCPUOpsPhilippe Mathieu-Daudé2021-05-271-1/+1
* cpu: Move CPUClass::write_elf* to SysemuCPUOpsPhilippe Mathieu-Daudé2021-05-271-2/+2
* cpu: Move CPUClass::virtio_is_big_endian to SysemuCPUOpsPhilippe Mathieu-Daudé2021-05-271-1/+1
* cpu: Move CPUClass::vmsd to SysemuCPUOpsPhilippe Mathieu-Daudé2021-05-271-1/+1
* cpu: Introduce SysemuCPUOps structurePhilippe Mathieu-Daudé2021-05-271-0/+8
* cpu: Rename CPUClass vmsd -> legacy_vmsdPhilippe Mathieu-Daudé2021-05-271-1/+1
* target/arm: Enable SVE2 and related extensionsRichard Henderson2021-05-253-0/+16
* target/arm: Implement integer matrix multiply accumulateRichard Henderson2021-05-257-0/+169
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-21 04:04:44 +0100