summaryrefslogtreecommitdiffstats
path: root/target/arm
Commit message (Expand)AuthorAgeFilesLines
...
* target/arm: update the cortex-a15 MIDR to latest revAlex Bennée2022-10-201-1/+3
* Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingStefan Hajnoczi2022-10-131-0/+4
|\
| * kvm: allow target-specific accelerator propertiesPaolo Bonzini2022-10-101-0/+4
* | Merge tag 'pull-target-arm-20221010' of https://git.linaro.org/people/pmaydel...Stefan Hajnoczi2022-10-1210-584/+710
|\ \
| * | target/arm: Use ARMGranuleSize in ARMVAParametersPeter Maydell2022-10-103-20/+50
| * | target/arm: Don't allow guest to use unimplemented granule sizesPeter Maydell2022-10-103-8/+136
| * | target/arm: Use tlb_set_page_fullRichard Henderson2022-10-105-114/+111Star
| * | target/arm: Fix cacheattr in get_phys_addr_disabledRichard Henderson2022-10-101-23/+25
| * | target/arm: Split out get_phys_addr_disabledRichard Henderson2022-10-101-64/+74
| * | target/arm: Fix ATS12NSO* from S PL1Richard Henderson2022-10-101-4/+4
| * | target/arm: Pass HCR to attribute subroutines.Richard Henderson2022-10-101-13/+17
| * | target/arm: Remove env argument from combined_attrs_fwbRichard Henderson2022-10-101-3/+2Star
| * | target/arm: Hoist read of *is_secure in S1_ptw_translateRichard Henderson2022-10-101-10/+12
| * | target/arm: Introduce arm_hcr_el2_eff_secstateRichard Henderson2022-10-102-10/+21
| * | target/arm: Drop secure check for HCR.TGE vs SCTLR_EL1.MRichard Henderson2022-10-101-2/+2
| * | target/arm: Reorg regime_translation_disabledRichard Henderson2022-10-101-7/+25
| * | target/arm: Fold secure and non-secure a-profile mmu indexesRichard Henderson2022-10-107-203/+85Star
| * | target/arm: Add is_secure parameter to do_ats_writeRichard Henderson2022-10-101-5/+14
| * | target/arm: Merge regime_is_secure into get_phys_addrRichard Henderson2022-10-102-44/+42Star
| * | target/arm: Add TBFLAG_M32.SECURERichard Henderson2022-10-103-2/+7
| * | target/arm: Add is_secure parameter to v7m_read_half_insnRichard Henderson2022-10-101-5/+4Star
| * | target/arm: Split out get_phys_addr_with_secureRichard Henderson2022-10-102-29/+55
| * | target/arm: Add is_secure parameter to regime_translation_disabledRichard Henderson2022-10-101-9/+11
| * | target/arm: Fix S2 disabled check in S1_ptw_translateRichard Henderson2022-10-101-3/+3
| * | target/arm: Add is_secure parameter to get_phys_addr_lpaeRichard Henderson2022-10-101-10/+10
| * | target/arm: Make the final stage1+2 write to secure be unconditionalRichard Henderson2022-10-101-11/+10Star
| * | target/arm: Split s2walk_secure from ipa_secure in get_phys_addrRichard Henderson2022-10-101-9/+9
| * | target/arm: allow setting SCR_EL3.EnTP2 when FEAT_SME is implementedJerome Forissier2022-10-102-28/+31
| * | target/arm/kvm: Retry KVM_CREATE_VM call if it fails EINTRPeter Maydell2022-10-101-1/+3
| |/
* / dump: Replace opaque DumpState pointer with a typed oneJanosch Frank2022-10-062-6/+4Star
|/
* accel/tcg: Introduce tb_pc and log_pcRichard Henderson2022-10-041-2/+2
* hw/core: Add CPUClass.get_pcRichard Henderson2022-10-041-0/+13
* accel/tcg: Rename CPUIOTLBEntry to CPUTLBEntryFullRichard Henderson2022-10-043-10/+10
* target/arm: mark SP_EL1 with ARM_CP_EL3_NO_EL2_KEEPJerome Forissier2022-09-291-1/+1
* target/arm: Rearrange cpu64.c so all the CPU initfns are togetherPeter Maydell2022-09-291-356/+356
* target/arm: Update SDCR_VALID_MASK to include SCCDPeter Maydell2022-09-291-1/+7
* target/arm: Make writes to MDCR_EL3 use PMU start/finish callsPeter Maydell2022-09-291-4/+14
* target/arm: Mark registers which call pmu_op_start() as ARM_CP_IOPeter Maydell2022-09-291-6/+6
* target/arm: Add is_secure parameter to get_phys_addr_pmsav5Richard Henderson2022-09-221-2/+2
* target/arm: Add secure parameter to get_phys_addr_pmsav7Richard Henderson2022-09-221-3/+2Star
* target/arm: Add is_secure parameter to pmsav7_use_background_regionRichard Henderson2022-09-221-5/+5
* target/arm: Add secure parameter to get_phys_addr_pmsav8Richard Henderson2022-09-221-3/+2Star
* target/arm: Add is_secure parameter to get_phys_addr_v6Richard Henderson2022-09-221-6/+5Star
* target/arm: Add is_secure parameter to get_phys_addr_v5Richard Henderson2022-09-221-7/+7
* target/arm: Add secure parameter to pmsav8_mpu_lookupRichard Henderson2022-09-223-7/+6Star
* target/arm: Add is_secure parameter to v8m_security_lookupRichard Henderson2022-09-223-8/+12
* target/arm: Remove is_subpage argument to pmsav8_mpu_lookupRichard Henderson2022-09-223-15/+15
* target/arm: Use GetPhysAddrResult in pmsav8_mpu_lookupRichard Henderson2022-09-223-26/+21Star
* target/arm: Use GetPhysAddrResult in get_phys_addr_pmsav8Richard Henderson2022-09-221-14/+14
* target/arm: Use GetPhysAddrResult in get_phys_addr_pmsav7Richard Henderson2022-09-221-19/+17Star
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2026-02-19 17:37:48 +0100