index
:
bwlp/qemu.git
block_qcow2_cluster_info
master
spice_video_codecs
Experimental fork of QEMU with video encoding patches
OpenSLX
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target
/
avr
/
cpu.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
hw/core: Constify TCGCPUOps
Richard Henderson
2021-05-27
1
-1
/
+1
*
cpu: Move CPUClass::get_phys_page_debug to SysemuCPUOps
Philippe Mathieu-Daudé
2021-05-27
1
-1
/
+1
*
cpu: Introduce SysemuCPUOps structure
Philippe Mathieu-Daudé
2021-05-27
1
-0
/
+6
*
cpu: Move AVR target vmsd field from CPUClass to DeviceClass
Philippe Mathieu-Daudé
2021-05-27
1
-1
/
+1
*
cpu: Rename CPUClass vmsd -> legacy_vmsd
Philippe Mathieu-Daudé
2021-05-27
1
-1
/
+1
*
target/avr/cpu: Use device_class_set_parent_realize()
Philippe Mathieu-Daudé
2021-02-20
1
-3
/
+1
*
cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClass
Claudio Fontana
2021-02-05
1
-5
/
+14
*
cpu: move cc->do_interrupt to tcg_ops
Claudio Fontana
2021-02-05
1
-1
/
+1
*
cpu: Move tlb_fill to tcg_ops
Eduardo Habkost
2021-02-05
1
-1
/
+1
*
cpu: Move cpu_exec_* to tcg_ops
Eduardo Habkost
2021-02-05
1
-1
/
+1
*
cpu: Move synchronize_from_tb() to tcg_ops
Eduardo Habkost
2021-02-05
1
-1
/
+1
*
cpu: Introduce TCGCpuOperations struct
Eduardo Habkost
2021-02-05
1
-1
/
+1
*
tcg: Make tb arg to synchronize_from_tb const
Richard Henderson
2021-01-07
1
-1
/
+2
*
target/avr/cpu: Fix $PC displayed address
Philippe Mathieu-Daudé
2020-07-11
1
-1
/
+1
*
target/avr/cpu: Drop tlb_flush() in avr_cpu_reset()
Philippe Mathieu-Daudé
2020-07-11
1
-2
/
+0
*
target/avr: Add support for disassembling via option '-d in_asm'
Michael Rolnik
2020-07-11
1
-1
/
+1
*
target/avr: Add definitions of AVR core types
Michael Rolnik
2020-07-10
1
-0
/
+151
*
target/avr: CPU class: Add GDB support
Michael Rolnik
2020-07-10
1
-0
/
+4
*
target/avr: CPU class: Add migration support
Michael Rolnik
2020-07-10
1
-0
/
+1
*
target/avr: CPU class: Add memory management support
Michael Rolnik
2020-07-10
1
-0
/
+3
*
target/avr: CPU class: Add interrupt handling support
Michael Rolnik
2020-07-10
1
-0
/
+2
*
target/avr: Introduce basic CPU class object
Michael Rolnik
2020-07-10
1
-0
/
+207